DP83907 datasheet(32/70 Pages) NSC

32 / 70 page

50 Register Descriptions (Continued)

INTERRUPT MASK REGISTER (IMR)

0FH (WRITE)

The Interrupt Mask Register is used to mask interrupts Each interrupt mask bit corresponds to a bit in the Interrupt Status

Register (ISR) If an interrupt mask bit is set an interrupt will be issued whenever the corresponding bit in the ISR is set If any bit

in the IMR is set low an interrupt will not occur when the bit in the ISR is set The IMR powers up all zeros

RDCE

CNTE

OVWE

TXEE

RXEE

PTXE

PRXE

Bit

Symbol

Description

PRXE

PACKET RECEIVED INTERRUPT ENABLE

0 Interrupt Disabled

1 Enables Interrupt when packet received

PTXE

PACKET TRANSMITTED INTERRUPT ENABLE

0 Interrupt Disabled

1 Enables Interrupt when packet is transmitted

RXEE

RECEIVE ERROR INTERRUPT ENABLE

0 Interrupt Disabled

1 Enables Interrupt when packet received with error

TXEE

TRANSMIT ERROR INTERRUPT ENABLE

0 Interrupt Disabled

1 Enables Interrupt when packet transmission results in error

OVWE

OVERWRITE WARNING INTERRUPT ENABLE

0 Interrupt Disabled

1 Enables Interrupt when Buffer Management Logic lacks sufficient buffers to store incoming packet

CNTE

COUNTER OVERFLOW INTERRUPT ENABLE

0 Interrupt Disabled

1 Enables Interrupt when MSB of one or more of the Network Statistics counters has been set

RDCE

DMA COMPLETE INTERRUPT ENABLE

0 Interrupt Disabled

1 Enables Interrupt when Remote DMA transfer has been completed

Reserved

DP83907 bảng dữ liệu(PDF) 32 Page - National Semiconductor (TI)

DP83907 bảng dữ liệu(HTML) 32 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

bảng dữ liệu tải về

Link URL