công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

UPD75P4308GS bảng dữ liệu(PDF) 8 Page - NEC

tên linh kiện UPD75P4308GS
Giải thích chi tiết về linh kiện  4-BIT SINGLE-CHIP MICROCONTROLLER
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NEC [NEC]
Trang chủ  http://www.nec.com/
Logo NEC - NEC

UPD75P4308GS bảng dữ liệu(HTML) 8 Page - NEC

Back Button UPD75P4308GS Datasheet HTML 4Page - NEC UPD75P4308GS Datasheet HTML 5Page - NEC UPD75P4308GS Datasheet HTML 6Page - NEC UPD75P4308GS Datasheet HTML 7Page - NEC UPD75P4308GS Datasheet HTML 8Page - NEC UPD75P4308GS Datasheet HTML 9Page - NEC UPD75P4308GS Datasheet HTML 10Page - NEC UPD75P4308GS Datasheet HTML 11Page - NEC UPD75P4308GS Datasheet HTML 12Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 60 page
background image
µPD75P4308
8
External event pulse input to timer/event counter
Timer/event counter output
Clock output
Serial clock I/O
Serial data output
Serial data bus I/O
Serial data input
Edge-triggered vectored interrupt input
(triggered by both rising and falling edges).
3.2 Non-port Pins
Pin name
I/O
Alternate
Function
After
I/O Circuit
function
reset
typeNote 1
TI0/TI1
Input
P13
Input
<B>-C
PTO0
Output
P20
Input
E-B
PTO1
P21
PCL
P22
SCK
I/O
P01
Input
<F>-A
SO/SB0
P02
<F>-B
SI
Input
P03
<B>-C
INT4
P00
—
<B>
INT0
Input
P10
—
<B>-C
INT1
P11
INT2
P12
KR0 to KR3
Input
P60/D0 to
Input
<F>-A
P63/D3
KR4 to KR7
P70 to P73
X1
Input
—
——
X2
—
RESET
Input
—
—
<B>
MD0 to MD3
Input
P30 to P33
Input
E-B
D0 to D3
I/O
P60/KR0 to
Input
<F>-A
P63/KR3
D4 to D7
P50 to P53
M-E
VPPNote 2
——
——
VDD
——
——
VSS
——
——
Notes 1. Circuit types in brackets indicate Schmitt trigger input.
2. During normal operation, the VPP pin will not operate normally unless connected to VDD pin.
Noise elimination
circuit appended/
asynchronous
selectable
Edge-triggered vectored interrupt
input (detected edge is selectable).
Noise elimination circuit selectable
in INT0/P10.
Asynchronous
Asynchronous
Rising edge-triggered test input
Falling edge-triggered testable input
Ceramic/crystal connection for system clock oscillation.
If using an external clock, input it to X1 and input the
inverted clock to X2.
System reset input
Mode selection for program memory (PROM) write/
verify.
Data bus pin for program memory (PROM) write/verify.
Program supply voltage in program memory (PROM)
write/verify mode.
In normal operation mode, connect directly to VDD.
Apply +12.5 V in PROM write/verify mode.
Positive power supply
Ground



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com