AN3422 datasheet(19/52 Pages) STMICROELECTRONICS

19 / 52 page

AN3422

Peripheral migration

Doc ID 018976 Rev 2

19/52

APB1

frequency

up to 36 MHz

up to 32 MHz

No change to SW configuration:

configuration bits

RCC_CFGR[PPRE1].

APB2

frequency

up to 72 MHz

up to 32 MHz

No change to SW configuration:

configuration bits

RCC_CFGR[PPRE2].

RTC clock

source

LSI, LSE or HSE/128

LSI, LSE or HSE clock

divided by 2, 4, 8 or 16

RTC clock source configuration

is done through the same bits

(RTCSE[1:0] and RTCEN) but

they are located in a different

In L1 series the RTCSEL[1:0]

bits occupy bits

RCC_CSR[17:16] instead of bits

RCC_BDCR[9:8] in F1 series.

In L1 series the RTCEN bit

occupies bit RCC_CSR[22]

instead of bit RCC_BDCR[15] in

F1 series.

However, in L1 series when HSE

is selected as RTC clock source,

additional bits are used in CR

select the division factor to be

applied to HSE clock.

MCO clock

source

– MCO pin (PA8)

– Connectivity Line: HSI, HSE,

PLL/2, SYSCLK, PLL2, PLL3

or XT1

– Other product lines: HSI,

HSE, PLL/2 or SYSCLK

–MCO pin (PA8): SYSCLK,

HSI, HSE, PLLCLK, MSI,

LSE or LSI

With configurable prescaler,

1, 2, 4, 8 or 16 for each

output.

MCO configuration in L1 series

is different from F1:

– For MCO, the prescaler is

configured through bits

RCC_CFGR[MCOPRE] and

the selection of the clock to

output through bits

RCC_CFGR[MCOSEL]

Table 5.

RCC differences between STM32F1 and STM32L1 series (continued)

RCC main

features

STM32F1 series

STM32L1 series

Comments

AN3422 bảng dữ liệu(PDF) 19 Page - STMicroelectronics

AN3422 bảng dữ liệu(HTML) 19 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

bảng dữ liệu tải về

Link URL