công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AN3422 bảng dữ liệu(PDF) 18 Page - STMicroelectronics

tên linh kiện AN3422
Giải thích chi tiết về linh kiện  Migration of microcontroller applications from STM32F1 to STM32L1 series
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN3422 bảng dữ liệu(HTML) 18 Page - STMicroelectronics

Back Button AN3422 Datasheet HTML 14Page - STMicroelectronics AN3422 Datasheet HTML 15Page - STMicroelectronics AN3422 Datasheet HTML 16Page - STMicroelectronics AN3422 Datasheet HTML 17Page - STMicroelectronics AN3422 Datasheet HTML 18Page - STMicroelectronics AN3422 Datasheet HTML 19Page - STMicroelectronics AN3422 Datasheet HTML 20Page - STMicroelectronics AN3422 Datasheet HTML 21Page - STMicroelectronics AN3422 Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 52 page
background image
Peripheral migration
AN3422
18/52
Doc ID 018976 Rev 2
HSE
3 - 25 MHz
Depending on the product line
used
1 - 24 MHz
No change to SW configuration:
– Enable/disable
RCC_CR[HSEON]
– Status flag
RCC_CR[HSERDY]
LSE
32.768 kHz
32.768 kHz
LSE configuration/status bits are
now in RCC_CSR register.
– Enable/disable
RCC_CSR[LSEON]
– Status flag
RCC_CSR[LSERDY]
In L1 series the LSEON and
LSERDY bits occupy bits
RCC_CSR[9:8] respectively
instead of bit RCC_BDCR[1:0] in
F1 series.
PLL
– Connectivity line: main PLL +
2 PLLs for I2S, Ethernet and
OTG FS clock
– Other product lines: main
PLL
– Main PLL for system
There is no change to PLL
enable/disable
RCC_CR[PLLON] and status
flag RCC_CR[PLLRDY].
However, PLL configuration
(clock source selection,
multiplication/division factors)
are different. In L1 series
dedicated bits
RCC_CFGR[PLLDIV] are used
to configure the PLL divider
parameters and the PLL
multiplication factors are
different. The PLL sources are
only HSI and HSE.
System clock
source
HSI, HSE or PLL
MSI, HSI, HSE or PLL
No change to SW configuration:
– Selection bits
RCC_CFGR[SW]
– Status flag RCC_CFGR[SWS]
However there is one more
source, MSI, and the selection
bit meanings are different.
System clock
frequency
up to 72 MHz depending on the
product line used
8 MHz after reset using HSI
32 MHz
2 MHz after reset using MSI
For STM32L1 Flash wait states
should be adapted according to
the system frequency, the
product voltage range VCORE
and the supply voltage range
VDD.
AHB
frequency
up to 72 MHz
up to 32 MHz
No change to SW configuration:
configuration bits
RCC_CFGR[HPRE]
Table 5.
RCC differences between STM32F1 and STM32L1 series (continued)
RCC main
features
STM32F1 series
STM32L1 series
Comments



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com