| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
AN2352 bảng dữ liệu(PDF) 17 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN2352 bảng dữ liệu(HTML) 17 Page - STMicroelectronics |
|
17 / 20 page ![]() AN2352 ST10F27x PLL jitter effect in CAN protocol 17/20 3 ST10F27x PLL jitter effect in CAN protocol The CAN protocol provides a mechanism to resynchronize from recessive to dominant after every edge, as explained in Section 1.3: Phase buffer segments and synchronization. The two phase buffers and the synchronization jump make it possible to compensate the oscillator or PLL tolerance. Considering only the PLL effects, the C-CAN module present in the ST10F27x can always compensate its PLL jitter. In the worst case, in fact, the long term jitter is +/- 4.5ns ( Figure 5 on page 16). From the jitter point of view, one of the worst CAN bit time configurations is when tBT = 25tq, SJW = 1, tSJW = 1tq = 40ns. Considering that the summarized difference between the receiver and the transmitter is 9ns, Synchronization Jump Width is sufficient to compensate that difference. In other words, the numerator of the second term of the formula ( Section 1.4: System clock tolerance range): is always positive, leading in any case to a system clock tolerance range. In the same way if tBT = 1µ, tBT = 18tq, tPB2 =1tq, the numerator of the second term of the formula: is always positive, leading again to a system clock tolerance range. 3.1 System clock tolerance range reduction in presence of PLL jitter Even if the C-CAN module always compensates its PLL jitter, the system clock tolerance range is nevertheless reduced, increasing the probability of errors. This section evaluates that reduction and also provides two examples of configuration already dealt with in Section 1.6: Calculation of the bit timing parameters. 3.1.1 Range reduction percentage The above equations have been calculated starting from the relations of the system clock tolerance range. Those quantities cannot be higher than 22.5% (worst case: δ PLL = 4.5ns, tSJW = min(tPB1,tPB2) = 40ns). df tSJW () 2 δPLL ⋅ () – 210 tBT ⋅⋅ -------------------------------------------------------- < df min tPB1 tPB2 , () 2 δPLL ⋅ () – 213 tBT tPB2 – ⋅ () ⋅ () ------------------------------------------------------------------------------------ < df dfPLL – df ---------------------------- 2 δPLL ⋅ tSJW ------------------------- = df dfPLL – df ---------------------------- 2 δPLL ⋅ min tPB1 tPB2 , () ------------------------------------------------ = |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |