công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

GMS87C1102 bảng dữ liệu(PDF) 64 Page - Hynix Semiconductor

tên linh kiện GMS87C1102
Giải thích chi tiết về linh kiện  8-BIT SINGLE-CHIP MICROCONTROLLERS
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  HYNIX [Hynix Semiconductor]
Trang chủ  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

GMS87C1102 bảng dữ liệu(HTML) 64 Page - Hynix Semiconductor

Back Button GMS87C1102 Datasheet HTML 60Page - Hynix Semiconductor GMS87C1102 Datasheet HTML 61Page - Hynix Semiconductor GMS87C1102 Datasheet HTML 62Page - Hynix Semiconductor GMS87C1102 Datasheet HTML 63Page - Hynix Semiconductor GMS87C1102 Datasheet HTML 64Page - Hynix Semiconductor GMS87C1102 Datasheet HTML 65Page - Hynix Semiconductor GMS87C1102 Datasheet HTML 66Page - Hynix Semiconductor GMS87C1102 Datasheet HTML 67Page - Hynix Semiconductor GMS87C1102 Datasheet HTML 68Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 89 page
background image
GMS81C1102 / GMS81C1202
Jan. 2002 ver 2.0
61
19.4 External Interrupt
The external interrupt on INT0 and INT1 pins are edge
triggered depending on the edge selection register IEDS
(address 0E6H) as shown in Figure 19-6 .
The edge detection of external interrupt has three transition
activated mode: rising edge, falling edge, and both edge
.
Figure 19-6 External Interrupt Block Diagram
Example: To use as an INT0 and INT1
:
:
;
**** Set port as an input port RB2,RB3
LDM
RBIO,#1111_0011B
;
;
;
**** Set port as an interrupt port
LDM
RBFUNC,#0C0H
;
;
;
**** Set Falling-edge Detection
LDM
IEDS,#0000_0101B
:
:
Response Time
The INT0 and INT1 edge are latched into INT0IF and
INT1IF at every machine cycle. The values are not actually
polled by the circuitry until the next machine cycle. If a re-
quest is active and conditions are right for it to be acknowl-
edged, a hardware subroutine call to the requested service
routine will be the next instruction to be executed. The
DIV itself takes twelve cycles. Thus, a minimum of twelve
complete machine cycles elapse between activation of an
external interrupt request and the beginning of execution
of the first instruction of the service routine.
Below shows interrupt response timings.
Figure 19-7 Interrupt Response Timing Diagram
INT0IF
INT0 pin
INT0 INTERRUPT
INT1IF
INT1 pin
INT1 INTERRUPT
IEDS
[0E6H]
INT0 edge select
Ext. Interrupt Edge Selection
IEDS
ADDRESS : 0E6H
RESET VALUE : 00000000
00: Int. disable
WW
W
W
WW
01: falling
10: rising
11: both
INT1 edge select
00: Int. disable
01: falling
10: rising
11: both
Register
WW
Interrupt
goes
active
Interrupt
latched
Interrupt
processing
Interrupt
routine
8 fOSC
max. 12 fOSC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com