DAC5687IPZP datasheet(44/79 Pages) TI

44 / 79 page

www.ti.com

IOUTB1

IOUTB2

IOUTA1

IOUTA2

16-Bit

DAC

2fDATA

2 – 16 y fDATA

fDATA

16-Bit

DAC

2fDATA

FIR1

Edge Triggered

Input Latches

• ••

DA[15:0]

DEMUX

B0025-02

DA[15:0]

ts(DATA)

th(DATA)

TXENABLE

ts(TXENABLE)

CLK1 or

PLLLOCK

T0041-01

DA[15:0]

ts(DATA)

th(DATA)

QFLAG

CLK1 or

PLLLOCK

T0001-01

DAC5687

SLWS164E – FEBRUARY 2005 – REVISED SEPTEMBER 2006

Figure 49. Interleave Bus Mode Data Path

Figure 50. Interleave Bus Mode Timing Diagram Using TXENABLE

Interleaved user data on data bus DA is alternately multiplexed to internal data channels A and B. Data channels

A and B can be synchronized using either the QFLAG pin or the TXENABLE pin. When qflag in register

config_usb is 0, transitions on TXENABLE identify the interleaved data sequence. The first data after the rising

edge of TXENABLE is latched with the rising edge of CLK as channel-A data. Data is then alternately distributed

to B and A channels with successive rising edges of CLK. When qflag is 1, the QFLAG pin is used as an output

to identify the interleaved data sequence. QFLAG high identifies data as channel B (see Figure 51).

Figure 51. Interleave Bus Mode Timing Diagram Using QFLAG

Submit Documentation Feedback

Product Folder Link(s): DAC5687

DAC5687IPZP bảng dữ liệu(PDF) 44 Page - Texas Instruments

DAC5687IPZP bảng dữ liệu(HTML) 44 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

bảng dữ liệu tải về

Link URL