DAC5687IPZP datasheet(31/79 Pages) TI

31 / 79 page

www.ti.com

Address: 0x1D, 0x1E, and 0x1F – Reserved

DAC5687

SLWS164E – FEBRUARY 2005 – REVISED SEPTEMBER 2006

BIT 7

BIT 0

Factory use only

Reserved for factory use only.

BIT 7

BIT 0

atest(4:0)

phstr_del(1:0)

unused

atest(4:0): Can be used to enable clock output at the PLLLOCK pin according to Table 5. Pin EXTLO must be

open when atest(4:0) is not equal to 00000.

Table 5. PLLLOCK Output

atest(4:0)

PLLLOCK Output Signal

PLL Enabled (PLLVDD = 3.3 V)

PLL Disabled (PLLVDD = 0 V)

11101

fDAC

Normal operation

11110

fDAC divided by 2

Normal operation

11111

fDAC divided by 4

Normal operation

All others

Normal operation

phstr_del: Adjusts the initial phase of the fS/2 and fS/4 blocks cmix block after PHSTR.

BIT 7

BIT 0

Factory use only

phstr_clkdiv_sel

phstr_clkdiv_sel: Selects the clock used to latch the PHSTR input when restarting the internal dividers. When

set, the full DAC sample rate CLK2 signal latches PHSTR, and when cleared, the divided down input clock

signal latches PHSTR.

Writes have no effect and reads are 0x00.

Submit Documentation Feedback

Product Folder Link(s): DAC5687

DAC5687IPZP bảng dữ liệu(PDF) 31 Page - Texas Instruments

DAC5687IPZP bảng dữ liệu(HTML) 31 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

bảng dữ liệu tải về

Link URL