DAC5687IPZP datasheet(33/79 Pages) TI

33 / 79 page

www.ti.com

R/W

t(SCLKL)

SDENB

SCLK

SDIO

N1 N0

A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0

SDENB

SCLK

SDIO

Instruction Cycle

Data Transfer Cycle(s)

ts(SDENB)

t(SCLK)

th(SDIO)

ts(SDIO)

t(SCLKH)

T0037-02

R/W

SDENB

SCLK

SDIO

N1 N0 A4 A3 A2 A1 A0

D6 D5 D4 D3 D2

D0 0

Instruction Cycle

Data Transfer Cycle(s)

SDO

D7 D6 D5 D4 D3 D2 D1 D0 0

3-Pin Configuration

Output

4-Pin Configuration

Output

SDENB

SCLK

SDIO

Data n

Data n−1

SDO

td(DATA)

T0038-02

DAC5687

SLWS164E – FEBRUARY 2005 – REVISED SEPTEMBER 2006

Figure 33. Serial-Interface Write Timing Diagram

Figure 34 shows the serial interface timing diagram for a DAC5687 read operation. SCLK is the serial interface

clock input to the DAC5687. Serial data enable SDENB is an active-low input to the DAC5687. SDIO is serial

data in during the instruction cycle. In three-pin configuration, SDIO is data out from the DAC5687 during the

data transfer cycle(s), while SDO is in a high-impedance state. In four-pin configuration, SDO is data out from the

DAC5687 during the data transfer cycle(s). At the end of the data transfer, SDO outputs low on the final falling

edge of SCLK until the rising edge of SDENB, when it goes into the high-impedance state.

Figure 34. Serial-Interface Read Timing Diagram

Submit Documentation Feedback

Product Folder Link(s): DAC5687

DAC5687IPZP bảng dữ liệu(PDF) 33 Page - Texas Instruments

DAC5687IPZP bảng dữ liệu(HTML) 33 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

bảng dữ liệu tải về

Link URL