công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PSD813F2 bảng dữ liệu(PDF) 109 Page - STMicroelectronics

tên linh kiện PSD813F2
Giải thích chi tiết về linh kiện  Flash in-system programmable (ISP) peripherals
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD813F2 bảng dữ liệu(HTML) 109 Page - STMicroelectronics

Back Button PSD813F2 Datasheet HTML 105Page - STMicroelectronics PSD813F2 Datasheet HTML 106Page - STMicroelectronics PSD813F2 Datasheet HTML 107Page - STMicroelectronics PSD813F2 Datasheet HTML 108Page - STMicroelectronics PSD813F2 Datasheet HTML 109Page - STMicroelectronics PSD813F2 Datasheet HTML 110Page - STMicroelectronics PSD813F2 Datasheet HTML 111Page - STMicroelectronics PSD813F2 Datasheet HTML 112Page - STMicroelectronics PSD813F2 Datasheet HTML 113Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 109 / 128 page
background image
PSD8XXFX
AC/DC parameters
Doc ID 7833 Rev 7
109/128
tWHPV
Trailing edge of WR to port output
valid using I/O port data register
(2)
27
30
38
ns
tDVMV
Data valid to port output valid
using macrocell register
Preset/Clear
(2)(4)
42
55
65
ns
tAVPV
Address input valid to address
output delay
(5)
20
25
30
ns
tWLMV
WR valid to port output valid using
macrocell register Preset/Clear
(2)(6)
48
55
65
ns
1.
Any input used to select an internal PSD function.
2.
WR has the same timing as E, LDS, UDS, WRL, and WRH signals.
3.
tWHAX2 is the address hold time for DPLD inputs that are used to generate Sector Select signals for internal PSD memory.
4.
Assuming WRITE is active before data becomes valid.
5.
In multiplexed mode, latched address generated from ADIO delay to address output on any port.
6.
Assuming data is stable before active WRITE signal.
Table 58.
WRITE timing (5 V devices) (continued)
Symbol
Parameter
Conditions
-70
-90
-15
Unit
Min Max Min
Max Min Max
Table 59.
WRITE timing (3 V devices)
Symbol
Parameter
Conditions
-12
-15
-20
Unit
MinMax MinMax
MinMax
tLVLX
ALE or AS pulse width
26
26
30
tAVLX
Address setup time
(1)
910
12
ns
tLXAX
Address hold time
(1)
912
14
ns
tAVWL
Address valid to Leading
Edge of WR
(1)(2)
17
20
25
ns
tSLWL
CS valid to Leading Edge of WR
(2)
17
20
25
ns
tDVWH
WR data setup time
(2)
45
45
50
ns
tWHDX
WR data hold time
(2)
7
8
10
ns
tWLWH
WR pulse width
(2)
46
48
53
ns
tWHAX1
Trailing edge of WR to address invalid
(2)
10
12
17
ns
tWHAX2
Trailing edge of WR to DPLD address
invalid
(2)(3)
00
0
ns
tWHPV
Trailing edge of WR to port output
valid using I/O port data register
(2)
33
35
40
ns
tDVMV
Data valid to port output valid
using macrocell register Preset/Clear
(2)(4)
70
70
80
ns
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com