PSD813F2 datasheet(86/128 Pages) STMICROELECTRONICS

86 / 128 page

Reset timing and device status at reset

PSD8XXFX

86/128

Doc ID 7833 Rev 7

Figure 33.

Reset (RESET) timing

tNLNH-PO

tOPR

AI02866b

RESET

tNLNH

tNLNH-A

tOPR

VCC

CC(min)

Power-On Reset

Warm Reset

Table 34.

Status during Power-on reset, Warm reset and Power-down mode

Port configuration

Power-on reset

Warm reset

Power-down mode

MCU I/O

Input mode

Unchanged

PLD Output

Valid after internal PSD

configuration bits are

loaded

Valid

Depends on inputs to PLD

(addresses are blocked in

PD mode)

Address Out

Tri-stated

Not defined

Data port

Tri-stated

Peripheral I/O

Tri-stated

Power-on reset

Warm reset

Power-down mode

PMMR0 and PMMR2

Cleared to '0'

Unchanged

Macrocells flip-flop status

Cleared to '0' by internal

Power-On Reset

Depends on .re and .pr

equations

Depends on .re and .pr

equations

VM register(1)

Initialized, based on the

selection in PSDsoft

Configuration menu

Initialized, based on the

selection in PSDsoft

Configuration menu

Unchanged

All other registers

Cleared to '0'

Unchanged

The SR_cod and Periphmode bits in the VM register are always cleared to '0' on Power-on reset or Warm reset.

Obsolete

Product(s)

- Obsolete

Product(s)

PSD813F2 bảng dữ liệu(PDF) 86 Page - STMicroelectronics

PSD813F2 bảng dữ liệu(HTML) 86 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL