| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
AM79C974 bảng dữ liệu(PDF) 42 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AM79C974 bảng dữ liệu(HTML) 42 Page - Advanced Micro Devices |
|
42 / 153 page ![]() AMD P R E L I M I N A R Y 42 Am79C974 Master Abort The Am79C974 controller will terminate its cycle with a Master Abort sequence if DEVSEL is not asserted within 4 clocks after FRAME is asserted. Master Abort is treated as a fatal error by the Am79C974 controller. For the Ethernet, the Am79C974 controller will reset all CSR and BCR locations to their H_RESET values. Any on-going network activity will be stopped immediately. The PCI configuration registers will not be cleared. For SCSI, when the master aborts, INTA will not be as- serted, but the ABORT bit (bit 2 of the DMA status regis- ter at offset 54h), is set. For either Ethernet or SCSI master abort causes RMABORT (bit 13) of the status register in the appropriate PCI configuration space to be set. 18681A-20 FRAME CLK AD IRDY TRDY C/ BE DEVSEL REQ GNT 12345678 ADDR DATA 0000 0111 10 9 PAR PAR PAR DEVSEL is sampled by the Am79C974 controller. Figure 16. Master Abort |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |