công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

APA600 bảng dữ liệu(PDF) 6 Page - Actel Corporation

tên linh kiện APA600
Giải thích chi tiết về linh kiện  ProASICPLUS짰 Flash Family FPGAs
PDF  178 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ACTEL [Actel Corporation]
Trang chủ  http://www.actel.com
Logo ACTEL - Actel Corporation

APA600 bảng dữ liệu(HTML) 6 Page - Actel Corporation

Back Button APA600 Datasheet HTML 2Page - Actel Corporation APA600 Datasheet HTML 3Page - Actel Corporation APA600 Datasheet HTML 4Page - Actel Corporation APA600 Datasheet HTML 5Page - Actel Corporation APA600 Datasheet HTML 6Page - Actel Corporation APA600 Datasheet HTML 7Page - Actel Corporation APA600 Datasheet HTML 8Page - Actel Corporation APA600 Datasheet HTML 9Page - Actel Corporation APA600 Datasheet HTML 10Page - Actel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 178 page
background image
ProASICPLUS Flash Family FPGAs
1- 2
v5.9
ProASICPLUS Architecture
The
proprietary
ProASICPLUS
architecture
provides
granularity comparable to gate arrays.
The ProASICPLUS device core consists of a Sea-of-Tiles
(Figure 1-1). Each tile can be configured as a three-input
logic function (e.g., NAND gate, D-Flip-Flop, etc.) by
programming
the
appropriate
flash
switch
interconnections (Figure 1-2 and Figure 1-3 on page 1-3).
Tiles and larger functions are connected with any of the
four levels of routing hierarchy. Flash switches are
distributed
throughout
the
device
to
provide
nonvolatile, reconfigurable interconnect programming.
Flash switches are programmed to connect signal lines to
the appropriate logic cell inputs and outputs. Dedicated
high-performance lines are connected as needed for fast,
low-skew global signal distribution throughout the core.
Maximum core utilization is possible for virtually any
design.
ProASICPLUS devices also contain embedded, two-port
SRAM blocks with built-in FIFO/RAM control logic.
Programming
options
include
synchronous
or
asynchronous operation, two-port RAM configurations,
user-defined depth and width, and parity generation or
checking.
Refer
to
the
"Embedded
Memory
Specifications"
section
on
page 2-54
for
more
information.
Figure 1-1 • The ProASICPLUS Device Architecture
Figure 1-2 • Flash Switch
256x9 Two-Port SRAM
or FIFO Block
Logic Tile
256x9 Two Port SRAM
or FIFO Block
RAM Block
RAM Block
I/Os
Sensing
Switching
Switch In
Switch Out
Word
Floating Gate



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com