ADSP-21486KSWZ-2AB datasheet(46/68 Pages) AD

46 / 68 page

Rev. B

Page 46 of 68

March 2013

ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

Figure 31 shows the default I2S-justified mode. The frame sync

is low for the left channel and HI for the right channel. Data is

valid on the rising edge of serial clock. The MSB is left-justified

to the frame sync transition but with a delay.

Figure 32 shows the left-justified mode. The frame sync is high

for the left channel and low for the right channel. Data is valid

on the rising edge of serial clock. The MSB is left-justified to the

frame sync transition with no delay.

Table 45. S/PDIF Transmitter I2S Mode

Parameter

Nominal

Unit

Timing Requirement

tI2SD

Frame Sync to MSB Delay in I2S Mode

SCLK

Figure 31. I2S-Justified Mode

MSB

LEFT/RIGHT CHANNEL

LSB

MSB–1 MSB–2

LSB+2

LSB+1

DAI_P20–1

SCLK

DAI_P20–1

SDATA

tI2SD

Table 46. S/PDIF Transmitter Left-Justified Mode

Parameter

Nominal

Unit

Timing Requirement

tLJD

Frame Sync to MSB Delay in Left-Justified Mode

SCLK

Figure 32. Left-Justified Mode

MSB

LEFT/RIGHT CHANNEL

LSB

MSB–1 MSB–2

LSB+2

LSB+1

DAI_P20–1

SCLK

DAI_P20–1

SDATA

tLJD

ADSP-21486KSWZ-2AB bảng dữ liệu(PDF) 46 Page - Analog Devices

ADSP-21486KSWZ-2AB bảng dữ liệu(HTML) 46 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

bảng dữ liệu tải về

Link URL