EP3SE110 datasheet(31/341 Pages) ALTERA

31 / 341 page

Chapter 1: Stratix III Device Datasheet: DC and Switching Characteristics

1–21

Switching Characteristics

Altera Corporation

Stratix III Device Handbook, Volume 2

Periphery Performance

This section describes periphery performance, including high-speed I/O and external

memory interface.

I/O performance supports several system interfacing, such as the LVDS high-speed

I/O interface, external memory interface, and the PCI/PCI-X bus interface. For

example, Stratix III devices I/O configured with voltage referenced I/O standards can

achieve up to the stated system interfacing speed as indicated in “External Memory

Interface Specifications” on page 1–25. General-purpose I/O standards such as 3.3,

3.0, 2.5, 1.8, or 1.5 LVTTL/LVCMOS are capable of typical 167 MHz and 1.2 LVCMOS

at 100MHz interfacing frequency with 10pF load.

1 Actual achievable frequency depends on design- and system-specific factors. You

must perform HSPICE/IBIS simulations based on your specific design and system

setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specifications

Refer to the “Glossary” on page 1–326 for the definitions of the high-speed timing

specifications.

Table 1–25 lists the true and emulated LVDS specifications for Stratix III devices.

Table 1–25. True and Emulated LVDS Specifications for Stratix III Devices (Note 1), (2) (Part 1 of 3)

Symbol

Conditions

C3, I3

C4, I4

C4L, I4L

HSCLK_in

(input clock

frequency)—True

Differential I/O

Standards

Clock boost

factor W = 1 to 40

(3)

—

800

—

717

—

717

—

717

MHz

HSCLK_in

(input clock

frequency)—Single

Ended I/O

Standards (9)

Clock boost

factor W = 1 to 40

(3)

—

800

—

717

—

717

—

717

MHz

HSCLK_out

(output clock

frequency)

—

800 (7)

—

717 (7)

—

717 (7)

—

717 (7)

MHz

Transmitter

fHSDR (data rate)

SERDES factor

J = 3 to 10 (8)

(4)

—

1600

(4)

—

1250

(4)

—

1250

(4)

—

1250

Mbps

SERDES factor

J = 2, Uses

DDR Register

(4)

—

(4)

—

(4)

—

(4)

—

(4)

Mbps

SERDES factor

J = 1, Uses SDR

(4)

—

(4)

—

(4)

—

(4)

—

(4)

Mbps

LVDS_E_3R -fHSDR

(data rate)

SERDES factor

J = 4 to 10

(4)

—

1100

(4)

—

1100

(4)

—800

(4)

—

800

Mbps

EP3SE110 bảng dữ liệu(PDF) 31 Page - Altera Corporation

EP3SE110 bảng dữ liệu(HTML) 31 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL