EP3SE110 datasheet(48/341 Pages) ALTERA

48 / 341 page

1–38

Chapter 1: Stratix III Device Datasheet: DC and Switching Characteristics

I/O Timing

Stratix III Device Handbook, Volume 2

Altera Corporation

Programmable Output Buffer Delay

Table 1–40 lists the delay chain settings that control the rising and falling edge delays

of the output buffer. The default delay is 0 ps.

User I/O Pin Timing

Table 1–41 through Table 1–140 list user I/O pin timing for Stratix III devices. I/O

buffer tsu, th, and tco are reported for the cases when the I/O clock is driven by a

non-PLL global clock (GCLK) and the PLL is driven by the global clock (GCLK-PLL).

For tsu, th, and tco using the regional clock, add the value from the adder tables listed

for each device to the GCLK/GCLK-PLL values for the device.

EP3SL50 I/O Timing Parameters

Table 1–41 through Table 1–44 list the maximum I/O timing parameters for EP3SL50

devices for single-ended I/O standards.

Table 1–41 lists the EP3SL50 column pins input timing parameters for single-ended

I/O standards.

Table 1–40. Programmable Output Buffer Delay (Note 1)

Symbol

Parameter

Typical

Unit

OUTBUF

Rising and/or Falling

Edge delay

0 (default)

100

150

Note to Table 1–40:

(1) You can set the programmable output buffer delay in the Quartus II software by setting the Output Buffer Delay

Control assignment to either positive, negative, or both edges with the specific values stated in this table for the

Output Buffer Delay assignment.

Table 1–41. EP3SL50 Column Pins Input Timing Parameters (Part 1 of 3)

I/O

Standard

Clock

Fast Model

C4L

I4L

Units

Industrial

Commercial

CCL=

1.1 V

CCL=

1.1 V

CCL=

1.1 V

CCL=

1.1 V

CCL=

0.9 V

CCL=

1.1 V

CCL=

1.1 V

CCL=

1.1 V

CCL=

0.9 V

3.3-V

LVTTL

GCLK

-0.690

-0.689

-1.004 -1.103 -1.311 -1.266 -1.627 -1.103 -1.311

-1.266

-1.627

0.816

0.814

1.182

1.304

1.531

1.475

1.830

1.304

1.531

1.475

1.830

GCLK

PLL

-0.975

-1.405 -1.532 -1.773 -1.713 -2.026 -1.532 -1.773

-1.713

-2.026

1.226

1.774

1.947

2.232

2.148

2.471

1.947

2.232

2.148

2.471

3.3-V

LVCMOS

GCLK

-0.690

-0.689

-1.004 -1.103 -1.311 -1.266 -1.627 -1.103 -1.311

-1.266

-1.627

0.816

0.814

1.182

1.304

1.531

1.475

1.830

1.304

1.531

1.475

1.830

GCLK

PLL

-0.975

-1.405 -1.532 -1.773 -1.713 -2.026 -1.532 -1.773

-1.713

-2.026

1.226

1.774

1.947

2.232

2.148

2.471

1.947

2.232

2.148

2.471

3.0-V

LVTTL

GCLK

-0.701

-0.700

-1.003 -1.105 -1.310 -1.265 -1.626 -1.105 -1.310

-1.265

-1.626

0.827

0.825

1.181

1.306

1.530

1.474

1.829

1.306

1.530

1.474

1.829

GCLK

PLL

-0.986

-1.404 -1.534 -1.772 -1.712 -2.025 -1.534 -1.772

-1.712

-2.025

1.237

1.773

1.949

2.231

2.147

2.470

1.949

2.231

2.147

2.470

EP3SE110 bảng dữ liệu(PDF) 48 Page - Altera Corporation

EP3SE110 bảng dữ liệu(HTML) 48 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL