ADP1046AACPZ-R7 datasheet(58/88 Pages) AD

58 / 88 page

ADP1046A

Data Sheet

Rev. 0 | Page 58 of 88

Table 47. Register 0x2F—OTP Threshold

Bits

Bit Name

R/W

Description

[7:0]

OTP threshold

R/W

This register, adding 0 as the MSB, results in a 9-bit OTP threshold value. This 9-bit value is compared to

the nine MSBs of the RTD ADC reading. If the RTD ADC reading is lower than the threshold set by these

bits, the OTP flag is set. This 8-bit register provides 256 threshold settings from 0 mV to 800 mV. One LSB

equates to 800 mV/256 = 3.125 mV. Some of the threshold settings at the high and low ends of the

range are not allowed. The OTP flag has a hysteresis of 16 mV.

Bit 7

Bit 6

…

Bit 3

Bit 2

Bit 1

Bit 0

OTP Limit (mV)

…

3.125

…

6.25

…

9.375

…

12.5

…

15.625

…

778.125

…

781.25

…

796.875

Table 48. Register 0x30—OrFET

Bits

Bit Name

R/W

Description

OrFET enable

delay

R/W

0 = delay of 328 µs, equivalent to 9 bits of (VS1 − VS2) data.

1 = delay of 164 µs, equivalent to 8 bits of (VS1 − VS2) data.

[6:5]

OrFET enable

threshold

R/W

These bits program the voltage difference between VS1 and VS2 before the OrFET is enabled. The VS1

and VS2 input pins are used to control the OrFET enable function.

Bit 6

Bit 5

ADC Full-Scale

Voltage Difference from VS1 to VS2

Range (%)

OUT = 12 V (mV)

OUT = 48 V (mV)

−2

−384

−1504

−1

−192

−752

−0.5

−96

−376

[4:2]

Fast OrFET

threshold

R/W

These bits program the threshold voltage difference between CS2+ and CS2− at which the OrFET is

disabled. The CS2+ and CS2− input pins are used to control this function. The internal circuit is an

analog comparator.

Bit 4

Bit 3

Bit 2

Voltage Difference from CS2+ to CS2− (mV)

−3

−6

−9

−12

−15

−18

−21

−24

Fast OrFET

debounce

R/W

These bits determine the debounce on the fast OrFET control before it disables the OrFET.

0 = 40 ns.

1 = 200 ns.

Fast OrFET

bypass

R/W

Set this bit to completely bypass fast OrFET control. The action programmed for the OrFET flag is

executed, unless the flag is programmed to be ignored.

ADP1046AACPZ-R7 bảng dữ liệu(PDF) 58 Page - Analog Devices

ADP1046AACPZ-R7 bảng dữ liệu(HTML) 58 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

bảng dữ liệu tải về

Link URL