OR2C04A datasheet(156/192 Pages) ETC

156 / 192 page

Data Sheet

ORCA Series 2 FPGAs

June 1999

156

Lucent Technologies Inc.

Timing Characteristics (continued)

Notes:

If the input buffer is placed in delay mode, the chip hold time to the nearest PFU latch is guaranteed to be 0 if the clock is routed using the

primary clock network; (TJ = all, VDD = all). It should also be noted that any signals routed on the clock lines or using the TRIDI buffers directly

from the input buffer do not get delayed at any time.

The delays for all input buffers assume an input rise/fall time of

≤1 V/ns.

Speed grades of -5, -6, and -7 are for OR2TxxA devices only

Table 46A. OR2CxxA/OR2TxxA Programmable I/O Cell Timing Characteristics

OR2CxxA Commercial: VDD = 5.0 V ± 5%, 0 °C

≤ TA ≤ 70 °C; OR2CxxA Industrial: VDD = 5.0 V ± 10%, –40 °C ≤ TA ≤ +85 °C.

OR2TxxA Commercial: VDD = 3.0 V to 3.6 V, 0 °C

≤ TA ≤ 70 °C; OR2TxxA Industrial: VDD = 3.0 V to 3.6 V, –40 °C ≤ TA ≤ +85 °C.

Parameter

Symbol

Speed

Unit

-2

-3

-4

-5

-6

-7

Min

Max

Min

Max

Min

Max

Min

Max

Min

Max

Min

Max

Inputs (TJ = 85 °C, VDD = min)

Input Rise Time

—

500

—

500

—

500

—

500

—

500

—

500

Input Fall Time

—

500

—

500

—

500

—

500

—

500

—

500

Pad to In Delay

PAD_IN_DEL

—

1.7

—

1.5

—

1.3

—

1.2

—

1.2

—

1.1

Pad to Nearest PFU Latch Output

CHIP_LATCH

—

6.2

—

4.7

—

4.1

—

3.5

—

3.1

—

2.9

Delay Added to General Routing

(input buffer in delay mode for

OR2C/2T15A and smaller

devices)

—

8.1

—

7.0

—

6.0

—

5.9

—

6.2

—

5.8

Delay Added to General Routing

(input buffer in delay mode for

OR2C/2T26A and OR2C/2T40A)

—

11.0

—

9.7

—

8.6

—

8.6

—

9.0

—

8.6

Delay Added to Direct-FF Routing

(input buffer in delay mode for

OR2C/2T15A and smaller

devices)

—

8.0

—

6.8

—

5.9

—

6.0

—

6.4

—

6.0

Delay Added to Direct-FF Routing

(input buffer in delay mode for

OR2C/2T26A and OR2C/2T40A)

—

10.9

—

10.2

—

8.5

—

8.6

—

9.1

—

7.9

Outputs (TJ = 85 °C, VDD = min, CL = 50 pF)

PFU CK to Pad Delay (DOUT[3:0] to

PAD):

Fast

Slewlim

Sinklim

DOUT_DEL(F)

DOUT_DEL(SL)

DOUT_DEL(SI)

—

7.1

9.4

11.2

—

6.2

8.4

10.5

—

5.5

7.4

9.4

—

5.0

6.4

9.5

—

4.4

5.6

8.3

—

3.3

4.1

7.2

Output to Pad Delay (OUT[3:0] to

PAD):

Fast

Slewlim

Sinklim

OUT_DEL(F)

OUT_DEL(SL)

OUT_DEL(SI)

—

5.0

6.7

9.8

—

4.0

6.3

7.2

—

3.6

5.5

7.5

—

3.1

4.5

7.6

—

2.7

3.9

6.5

—

2.3

3.1

6.2

3-state Enable Delay (TS[3:0] to

PAD):

Fast

Slewlim

Sinklim

TS_DEL(F)

TS_DEL(SL)

TS_DEL(SI)

—

5.8

7.5

10.6

—

4.7

7.0

7.9

—

4.0

6.3

8.4

—

3.5

5.2

9.3

—

3.1

4.7

8.0

—

2.5

3.7

7.6

OR2C04A bảng dữ liệu(PDF) 156 Page - List of Unclassifed Manufacturers

OR2C04A bảng dữ liệu(HTML) 156 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL