TFP410MPAPREP datasheet(8/31 Pages) TI1

8 / 31 page

TFP410-EP

PanelBus

™ DIGITAL TRANSMITTER

SGLS344A − JULY 2006 − REVISED MAY 2011

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

electrical characteristics over recommended operating free-air temperature range (unless

otherwise noted) − (continued)

ac specifications

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

f(IDCK)

IDCK frequency

165

MHz

t(pixel)

Pixel time period (see Note 1)

6.06

t(IDCK)

IDCK duty cycle

30%

70%

t(ijit)

IDCK clock jitter tolerance

DVI output rise time (20 80%) (see Note 2)

165 MHz

0°C to 70°C

240

DVI output rise time (20-80%) (see Note 2)

f(IDCK) = 165 MHz

−55°C to 125°C

320

DVI output fall time (20 80%) (see Note 2)

165 MHz

0°C to 70°C

240

DVI output fall time (20-80%) (see Note 2)

f(IDCK) = 165 MHz

−55°C to 125°C

320

tsk(D)

DVI output intra-pair + to − differential skew

(see Note 3)

f(IDCK) = 165 MHz

tsk(CC)

DVI output inter-pair or channel-to-channel

skew (see Note 3)

f(IDCK) = 165 MHz

1.2

DVI output clock jitter max (see Note 4)

165 MHz

0°C to 70°C

150

tojit

DVI output clock jitter, max. (see Note 4)

f(IDCK) = 165 MHz

−55°C to 125°C

190

tsu(IDF)

Data, DE, VSYNC, HSYNC setup time to

IDCK+ falling edge

Single edge

(BSE = 1, DSEL = 0,

DKEN = 0, EDGE = 0)

IDCK = 165 MHz

1.5

th(IDF)

Data, DE, VSYNC, HSYNC hold time to

IDCK+ falling edge

Single edge

(BSE = 1, DSEL = 0,

DKEN = 0, EDGE = 0)

IDCK = 165 MHz

1.5

tsu(IDR)

Data, DE, VSYNC, HSYNC setup time to

IDCK+ rising edge

Single edge

(BSEL = 1, DSEL = 0,

DKEN = 0, EDGE = 1)

IDCK = 165 MHz

1.5

th(IDR)

Data, DE, VSYNC, HSYNC hold time to

IDCK+ rising edge

Single edge

(BSEL = 1, DSEL = 0,

DKEN = 0, EDGE = 1)

IDCK = 165 MHz

1.5

tsu(ID)

Data, DE, VSYNC, HSYNC setup time to

IDCK+ falling/rising edge

Dual edge

(BSEL = 0, DSEL = 1,

DKEN = 0)

IDCK = 165 MHz

0.9

th(ID)

Data, DE, VSYNC, HSYNC hold time to

IDCK+ falling/rising edge

Dual edge (BSEL = 0,

DSEL = 1, DKEN = 0)

IDCK = 165 MHz

t(STEP)

De-skew trim increment

DKEN = 1

IDCK = 165 MHz

350

NOTES: 1. t(pixel) is the pixel time defined as the period of the TXC output clock. The period of IDCK is equal to t(pixel).

2. Rise and fall times are measured as the time between 20% and 80% of signal amplitude.

3. Measured differentially at the 50% crossing point using the IDCK+ input clock as a trigger

4. Relative to input clock (IDCK)

TFP410MPAPREP bảng dữ liệu(PDF) 8 Page - Texas Instruments

TFP410MPAPREP bảng dữ liệu(HTML) 8 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

bảng dữ liệu tải về

Link URL