MMA8652FC datasheet(67/77 Pages) FREESCALE

67 / 77 page

MMA8652FC

Sensors

Freescale Semiconductor, Inc.

6.13.5

0x2E CTRL_REG5 Interrupt Configuration register (Read/Write)

CTRL_REG5 register maps the desired interrupts to INT2 or INT1 pins.

The system’s interrupt controller (shown in Figure 10) uses the corresponding bit field in the CTRL_REG5 register, to determine

the routing table for the INT1 and INT2 interrupt pins.

•

If the bit value is 0, then the functional block’s interrupt is routed to INT2.

•

If the bit value is 1, then the functional block’s interrupt is routed to INT1.

One or more functions can assert an interrupt pin; therefore a host application responding to an interrupt should read the

INT_SOURCE (0x0C) register, to determine the appropriate sources of the interrupt.

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

INT_CFG_ASLP

INT_CFG_FIFO

INT_CFG_TRANS INT_CFG_LNDPRT INT_CFG_PULSE

INT_CFG_FF_MT

INT_CFG_DRDY

Figure 58. 0x2E: CTRL_REG5 Interrupt Configuration register

Table 71. 0x2E CTRL_REG5 register

Bit(s)

Field

Description

INT_CFG_ASLP

Auto-SLEEP/WAKE INT1/INT2 Configuration

0 Interrupt is routed to INT2 pin (default)

1 Interrupt is routed to INT1 pin

6INT_CFG_FIFO

FIFO INT1/INT2 Configuration

5INT_CFG_TRANS

Transient INT1/INT2 Configuration

INT_CFG_LNDPRT

Orientation INT1/INT2 Configuration

3INT_CFG_PULSE

Pulse INT1/INT2 Configuration

2INT_CFG_FF_MT

Freefall/motion INT1/INT2 Configuration

INT_CFG_DRDY

Data Ready INT1/INT2 Configuration

MMA8652FC bảng dữ liệu(PDF) 67 Page - Freescale Semiconductor, Inc

MMA8652FC bảng dữ liệu(HTML) 67 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

bảng dữ liệu tải về

Link URL