công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MMA8652FC bảng dữ liệu(PDF) 32 Page - Freescale Semiconductor, Inc

tên linh kiện MMA8652FC
Giải thích chi tiết về linh kiện  Xtrinsic MMA8652FC 3-Axis, 12-bit Digital Accelerometer
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MMA8652FC bảng dữ liệu(HTML) 32 Page - Freescale Semiconductor, Inc

Back Button MMA8652FC Datasheet HTML 28Page - Freescale Semiconductor, Inc MMA8652FC Datasheet HTML 29Page - Freescale Semiconductor, Inc MMA8652FC Datasheet HTML 30Page - Freescale Semiconductor, Inc MMA8652FC Datasheet HTML 31Page - Freescale Semiconductor, Inc MMA8652FC Datasheet HTML 32Page - Freescale Semiconductor, Inc MMA8652FC Datasheet HTML 33Page - Freescale Semiconductor, Inc MMA8652FC Datasheet HTML 34Page - Freescale Semiconductor, Inc MMA8652FC Datasheet HTML 35Page - Freescale Semiconductor, Inc MMA8652FC Datasheet HTML 36Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 77 page
background image
MMA8652FC
Sensors
32
Freescale Semiconductor, Inc.
6.6
System status and ID registers
6.6.1
0x0B: SYSMOD System Mode register
The System mode register indicates the current device operating mode. Applications using the Auto-SLEEP/WAKE mechanism
should use the SYSMOD register to synchronize the application with the device operating mode transitions. The SYSMOD register
also indicates the status of the FIFO gate error and the number of samples since the gate error occurred.
Register quick jump table
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
FGERR
FGT_4
FGT_3
FGT_2
FGT_1
FGT_0
SYSMOD1
SYSMOD0
Figure 25. 0x0B SYSMOD: System Mode register (Read-Only)
Table 19. SYSMOD register
Bit(s)
Field
Description
7FGERR
FIFO Gate Error
0 No FIFO Gate Error detected. (default)
1 FIFO Gate Error was detected.
Emptying the FIFO buffer clears the FGERR bit in the SYS_MOD register.
For more information about configuring the FIFO Gate function, see Section 6.13.3, “0x2C: CTRL_REG3
Interrupt Control register”.
6–2
FGT[4:0]
Number of ODR time units since FGERR was asserted.
Reset when FGERR bit is cleared.
0_0000 (default)
1–0
SYSMOD[1:0]
System Mode
00 STANDBY mode (default)
01 WAKE mode
10 SLEEP mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com