AFS090 datasheet(33/334 Pages) MICROSEMI

33 / 334 page

Fusion Family of Mixed Signal FPGAs

R e visio n 2

2 - 17

VersaNet Timing Characteristics

Global clock delays include the central rib delay, the spine delay, and the row delay. Delays do not

include I/O input buffer clock delays, as these are dependent upon I/O standard, and the clock may be

driven and conditioned internally by the CCC module. Table 2-5, Table 2-6, Table 2-7, and Table 2-8 on

page 2-18 present minimum and maximum global clock delays within the device Minimum and maximum

delays are measured with minimum and maximum loading, respectively.

Timing Characteristics

Table 2-5 • AFS1500 Global Resource Timing

Commercial Temperature Range Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V

Parameter

Description

–2

–1

Std.

Units

Min.1

Max.2

Min.1

Max.2

Min.1

Max.2

tRCKL

Input Low Delay for Global Clock

1.53

1.75

1.74

1.99

2.05

2.34

tRCKH

Input High Delay for Global Clock

1.53

1.79

1.75

2.04

2.05

2.40

tRCKMPWH Minimum Pulse Width High for Global Clock

tRCKMPWL Minimum Pulse Width Low for Global Clock

tRCKSW

Maximum Skew for Global Clock

0.26

0.29

0.34

FRMAX

Maximum Frequency for Global Clock

MHz

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element

located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element located in a

fully loaded row (all available flip-flops are connected to the global net in the row).

3. For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

Table 2-6 • AFS600 Global Resource Timing

Commercial Temperature Range Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V

Parameter

Description

–2

–1

Std.

Units

Min.1

Max.2

Min.1

Max.2

Min.1

Max.2

tRCKL

Input Low Delay for Global Clock

1.27

1.49

1.44

1.70

1.69

2.00

tRCKH

Input High Delay for Global Clock

1.26

1.54

1.44

1.75

1.69

2.06

tRCKMPWH Minimum Pulse Width High for Global Clock

tRCKMPWL

Minimum Pulse Width Low for Global Clock

tRCKSW

Maximum Skew for Global Clock

0.27

0.31

0.36

FRMAX

Maximum Frequency for Global Clock

MHz

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element

located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element located in a

fully loaded row (all available flip-flops are connected to the global net in the row).

3. For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

AFS090 bảng dữ liệu(PDF) 33 Page - Microsemi Corporation

AFS090 bảng dữ liệu(HTML) 33 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL