AFS090 datasheet(23/334 Pages) MICROSEMI

23 / 334 page

Fusion Family of Mixed Signal FPGAs

R e visio n 2

2 -7

Sequential Timing Characteristics

Table 2-2 • Register Delays

Commercial Temperature Range Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V

Parameter

Description

–2

–1

Std.

Units

tCLKQ

Clock-to-Q of the Core Register

0.55

0.63

0.74

tSUD

Data Setup Time for the Core Register

0.43

0.49

0.57

tHD

Data Hold Time for the Core Register

0.00

tSUE

Enable Setup Time for the Core Register

0.45

0.52

0.61

tHE

Enable Hold Time for the Core Register

0.00

tCLR2Q

Asynchronous Clear-to-Q of the Core Register

0.40

0.45

0.53

tPRE2Q

Asynchronous Preset-to-Q of the Core Register

0.40

0.45

0.53

tREMCLR

Asynchronous Clear Removal Time for the Core Register

0.00

tRECCLR

Asynchronous Clear Recovery Time for the Core Register

0.22

0.25

0.30

tREMPRE

Asynchronous Preset Removal Time for the Core Register

0.00

tRECPRE

Asynchronous Preset Recovery Time for the Core Register

0.22

0.25

0.30

tWCLR

Asynchronous Clear Minimum Pulse Width for the Core Register

0.22

0.25

0.30

tWPRE

Asynchronous Preset Minimum Pulse Width for the Core Register

0.22

0.25

0.30

tCKMPWH

Clock Minimum Pulse Width High for the Core Register

0.32

0.37

0.43

tCKMPWL

Clock Minimum Pulse Width Low for the Core Register

0.36

0.41

0.48

Note:

For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on

page 3-9.

AFS090 bảng dữ liệu(PDF) 23 Page - Microsemi Corporation

AFS090 bảng dữ liệu(HTML) 23 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL