MPC5125 datasheet(72/94 Pages) FREESCALE

72 / 94 page

MPC5125 Microcontroller Data Sheet, Rev. 4

Electrical and Thermal Characteristics

Freescale Semiconductor

4.3.12

CAN

The CAN functions are available as TX pins at normal IO pads and as RX pins at the VBAT domain. There is no filter for the

wakeup dominant pulse. Any high-to-low edge can cause wakeup, if configured.

4.3.13

I2C

This section specifies the timing parameters of the inter-integrated circuit (I2C) interface. Refer to the I2C bus specification.

Table 37. I2C Input Timing Specifications — SCL and SDA

Sym

Description

Min

Max

Units

SpecID

Start condition hold time

—

IP bus cycle1

NOTES:

1 Inter-peripheral clock is defined in the MPC5125 Reference Manual (MPC5125RM)

A18.1

Clock low time

—

IP bus cycle1

A18.2

Data hold time

0.0

—

A18.3

Clock high time

—

IP bus cycle1

A18.4

Data setup time

0.0

—

A18.5

Start condition setup time (for repeated start condition only)

—

IP bus cycle1

A18.6

Stop condition setup time

—

IP bus cycle1

A18.7

Table 38. I2C Output Timing Specifications — SCL and SDA 1

NOTES:

1 Output timing is specified at a nominal 50 pF load.

Sym

Description

Min

Max

Units

SpecID

2 Programming IFDR with the maximum frequency results in the minimum output timings listed. The I2C interface is designed to

scale the data transition time, moving it to the middle of the SCL low period. The actual position is affected by the prescale and

division values programmed in IFDR.

Start condition hold time

—

IP bus cycle3

3 Because SCL and SDA are open-drain-type outputs, which the processor can only actively drive low, the time that SCL or SDA

takes to reach a high level depends on external signal capacitance and pullup resistor values.

A18.8

Clock low time

—

IP bus cycle3

A18.9

4 Inter -peripheral Clock is defined in the MPC5125 Reference Manual (MPC5125RM).

SCL/SDA rise time

—

7.9

A18.10

Data hold time

—

IP bus cycle3

A18.11

SCL/SDA fall time

—

7.9

A18.12

Clock high time

—

IP bus cycle3

A18.13

Data setup time

—

IP bus cycle3

A18.14

Start condition setup time (for repeated start condition only)

—

IP bus cycle3

A18.15

Stop condition setup time

—

IP bus cycle3

A18.16

MPC5125 bảng dữ liệu(PDF) 72 Page - Freescale Semiconductor, Inc

MPC5125 bảng dữ liệu(HTML) 72 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

bảng dữ liệu tải về

Link URL