công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

CS5467 bảng dữ liệu(PDF) 11 Page - Cirrus Logic

tên linh kiện CS5467
Giải thích chi tiết về linh kiện  Four-channel Power/Energy IC
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  CIRRUS [Cirrus Logic]
Trang chủ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5467 bảng dữ liệu(HTML) 11 Page - Cirrus Logic

Back Button CS5467 Datasheet HTML 7Page - Cirrus Logic CS5467 Datasheet HTML 8Page - Cirrus Logic CS5467 Datasheet HTML 9Page - Cirrus Logic CS5467 Datasheet HTML 10Page - Cirrus Logic CS5467 Datasheet HTML 11Page - Cirrus Logic CS5467 Datasheet HTML 12Page - Cirrus Logic CS5467 Datasheet HTML 13Page - Cirrus Logic CS5467 Datasheet HTML 14Page - Cirrus Logic CS5467 Datasheet HTML 15Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 46 page
background image
CS5467
DS714F3
11
SWITCHING CHARACTERISTICS
• Min / Max characteristics and specifications are guaranteed over all Recommended Operating Conditions.
• Typical characteristics and specifications are measured at nominal supply voltages and TA = 25 °C.
• VA+ = 5 V ±5% VD+ = 3.3 V ±5% or 5 V ±5%; AGND = DGND = 0 V. All voltages with respect to 0 V.
• Logic Levels: Logic 0 = 0 V, Logic 1 = VD+.
Notes: 17. Specified using 10% and 90% points on waveform of interest. Output loaded with 50 pF.
18. Oscillator start-up time varies with crystal parameters. This specification does not apply when using an
external clock source.
Parameter
Symbol
Min
Typ
Max
Unit
Rise Times
(Note 17)
Any Digital Output
trise
-
-
-
50
1.0
-
µs
ns
Fall Times
(Note 17)
Any Digital Output
tfall
-
-
-
50
1.0
-
µs
ns
Start-up
Oscillator Start-up Time
XTAL = 4.096 MHz (Note 18)
tost
-60-
ms
Serial Port Timing
Serial Clock Frequency
SCLK
-
-
2
MHz
Serial Clock
Pulse Width High
Pulse Width Low
t1
t2
200
200
-
-
-
-
ns
ns
SDI Timing
CS Falling to SCLK Rising
t3
50
-
-
ns
Data Set-up Time Prior to SCLK Rising
t4
50
-
-
ns
Data Hold Time After SCLK Rising
t5
100
-
-
ns
SDO Timing
CS Falling to SDO Driving
t6
-20
50
ns
SCLK Falling to New Data Bit (hold time)
t7
-20
50
ns
CS Rising to SDO Hi-Z
t8
-20
50
ns
E2PROM mode Timing
Serial Clock
Pulse Width Low
Pulse Width High
t9
t10
8
8
DCLK
DCLK
MODE setup time to RESET Rising
t11
50
ns
RESET rising to CS falling
t12
48
DCLK
CS falling to SCLK rising
t13
100
8
DCLK
SCLK falling to CS rising
t14
16
DCLK
CS rising to driving MODE low
t15
50
ns
SDO setup time to SCLK rising
t16
100
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com