| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MPC8544E bảng dữ liệu(PDF) 109 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8544E bảng dữ liệu(HTML) 109 Page - Freescale Semiconductor, Inc |
|
109 / 117 page ![]() MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5 Freescale Semiconductor 109 System Design Information resistance of the pull-up devices. RP and RN are designed to be close to each other in value. Then, Z0 =(RP +RN) ÷ 2. Figure 67. Driver Impedance Measurement Table 73 summarizes the signal impedance targets. The driver impedances are targeted at minimum VDD, nominal OVDD, 90°C. 21.8 Configuration Pin Muxing The MPC8544E provides the user with power-on configuration options which can be set through the use of external pull-up or pull-down resistors of 4.7 k Ω on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation. While HRESET is asserted however, these pins are treated as inputs. The value presented on these pins while HRESET is asserted, is latched when HRESET deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Most of these sampled configuration pins are equipped with an on-chip gated resistor of approximately 20 k Ω. This value should permit the 4.7-kΩ resistor to pull the configuration pin to a valid logic low level. The pull-up resistor is enabled only during HRESET (and for platform /system clocks after HRESET deassertion to ensure capture of the reset value). When the input receiver is disabled the pull-up is also, thus allowing functional operation of the pin as an output with minimal signal quality or delay disruption. The default value for all configuration bits treated this way has Table 73. Impedance Characteristics Impedance Local Bus, Ethernet, DUART, Control, Configuration, Power Management PCI DDR DRAM Symbol Unit RN 43 Target 25 Target 20 Target Z0 W RP 43 Target 25 Target 20 Target Z0 W Note: Nominal supply voltages. See Table 1. OVDD OGND RP RN Pad Data SW1 SW2 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |