MPC8544E datasheet(31/117 Pages) FREESCALE

31 / 117 page

MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5

Freescale Semiconductor

Enhanced Three-Speed Ethernet (eTSEC), MII Management

Timing diagrams for FIFO appear in Figure 11 and Figure 12.

Figure 11. FIFO Transmit AC Timing Diagram

Figure 12. FIFO Receive AC Timing Diagram

Fall time TX_CLK (80%–20%)

tFITF

—

0.75

—

GTX_CLK to FIFO data TXD[7:0], TX_ER, TX_EN

hold time

tFITDX

0.5

—

3.0

Note:

1. Data valid tFITDV to GTX_CLK Min setup time is a function of clock period and max hold time.

(Min setup = Cycle time – Max hold).

Table 29. FIFO Mode Receive AC Timing Specification

At recommended operating conditions with L/TVDD of 3.3 V ± 5% or 2.5 V ± 5%

Parameter/Condition

Symbol

Min

Typ

Max

Unit

Notes

RX_CLK clock period

tFIR

—8.0

—

RX_CLK duty cycle

tFIRH/tFIRH

—

RX_CLK peak-to-peak jitter

tFIRJ

——

250

—

Rise time RX_CLK (20%–80%)

tFIRR

—

0.75

—

Fall time RX_CLK (80%–20%)

tFIRF

—

0.75

—

RXD[7:0], RX_DV, RX_ER setup time to RX_CLK

tFIRDV

1.5

—

RX_CLK to RXD[7:0], RX_DV, RX_ER hold time

tFIRDX

0.5

—

Table 28. FIFO Mode Transmit AC Timing Specification (continued)

(continued)At recommended operating conditions with L/TVDD of 3.3 V ± 5% or 2.5 V ± 5%

Parameter/Condition

Symbol

Min

Typ

Max

Unit

Notes

tFITF

TXD[7:0]

TX_EN

GTX_CLK

TX_ER

tFITDV

tFITR

tFITH

tFIT

tFITDX

tFIRF

tFIRR

RX_CLK

RXD[7:0]

RX_DV

RX_ER

Valid Data

tFIRDX

tFIRDV

tFIRH

tFIR

MPC8544E bảng dữ liệu(PDF) 31 Page - Freescale Semiconductor, Inc

MPC8544E bảng dữ liệu(HTML) 31 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL