| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MPC8315ECVRAGDA bảng dữ liệu(PDF) 12 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8315ECVRAGDA bảng dữ liệu(HTML) 12 Page - Freescale Semiconductor, Inc |
|
12 / 112 page ![]() MPC8315E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 0 12 Freescale Semiconductor Electrical Characteristics 3.2 Power Sequencing The MPC8315E does not require the core supply voltage (VDD and VDDC) and I/O supply voltages (GVDD, LVDDx_ON, LVDDx_OFF, NVDDx_ON and NVDDx_OFF) to be applied in any particular order. During the power ramp up, before the power supplies are stable, if the I/O voltages are supplied before the core voltage, there may be a period of time when all input and output pins be actively driven and cause contention and/or excessive current. In order to avoid actively driving the I/O pins and to eliminate excessive current draw, apply the continuous core voltage (VDDC) before the continuous I/O voltages (LVDDx_ON and NVDDx_ON) and switchable core voltage (VDD) before the switchable I/O voltages (GVDD, LVDDx_OFF, and NVDDx_OFF). PORESET should be asserted before the continuous power supplies fully ramp up. In the case where the core voltage is applied first, the core voltage supply must rise to 90% of its nominal value before the I/O supplies reach 0.7 V, see Figure 3. Once all the power supplies are stable, wait for a minimum of 32 clock cycles before negating PORESET. The I/O power supply ramp-up slew rate should be slower than 4V/100 μs, this requirement is for ESD circuit. Figure 3 shows the power-up sequencing for switchable and continuous supplies. Figure 3. Power-Up Sequencing DDR signal1 18 GVDD = 2.5 V DDR2 signal 1 18 GVDD = 1.8 V DUART, system control, I2C, JTAG,SPI 42 NVDD = 3.3 V GPIO signals 42 NVDD = 3.3 V eTSEC 42 LVDD = 3.3 V / 2.5 V 1 Output Impedance can also be adjusted through configurable options in DDR Control Driver Register (DDRCDR). See the MPC8315E PowerQUICC II Pro Host Processor Reference Manual. Table 3. Output Drive Capability (continued) Driver Type Output Impedance ( Ω) Supply Voltage Continuous I/O Voltage Continuous Core Voltage 0.7 V 90% t V Switchable I/O Voltage Switchable Core Voltage (VDD) 0.7 V 90% t V Power sequence for continuous power supplies Power sequence for switchable power supplies |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |