MPC8315ECVRAGDA datasheet(98/112 Pages) FREESCALE

98 / 112 page

MPC8315E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 0

Freescale Semiconductor

Clocking

Table 72 provides the operating frequencies for the TEPBGA II under recommended operating conditions

(see Table 2).

24.1

System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] parameter. Table 73 shows the multiplication factor

encodings for the system PLL.

NOTE

If RCWL[DDRCM] and RCWL[LBCM] are both cleared, the system PLL

VCO frequency = (CSB frequency)

× (System PLL VCO Divider).

If either RCWL[DDRCM] or RCWL[LBCM] are set, the system PLL VCO

frequency = 2

× (CSB frequency) × (System PLL VCO Divider).

The VCO divider needs to be set properly so that the System PLL VCO

frequency is in the range of 450–750 MHz.

Table 71. Configurable Clock Units

Unit

Default Frequency

Options

eTSEC1

csb_clk

Off,

csb_clk, csb_clk/2, csb_clk/3

eTSEC2

csb_clk

Off,

csb_clk, csb_clk/2, csb_clk/3

Security Core, I2C, SAP, TPR

csb_clk

Off,

csb_clk, csb_clk/2, csb_clk/3

USB DR

csb_clk

Off,

csb_clk, csb_clk/2, csb_clk/3

PCI and DMA complex

csb_clk

Off,

csb_clk

PCIe

csb_clk

Off,

csb_clk

Serial ATA

csb_clk

Off,

csb_clk, csb_clk/2, csb_clk/3

Table 72. Operating Frequencies for TEPBGA II

Characteristic1

Max Operating Frequency

Unit

e300 core frequency (

core_clk)400

MHz

Coherent system bus frequency (

csb_clk)133

MHz

DDR1/2 memory bus frequency (MCK)2

133

MHz

Local bus frequency (LCLK

n)3

MHz

PCI input frequency (SYS_CLKIN or PCI_CLK)

24-66

MHz

Notes:

1. The SYS_CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen such that the resulting

csb_clk,

MCK, LCLK[0:1], and

core_clk frequencies do not exceed their respective maximum or minimum operating frequencies.

2. The DDR data rate is 2x the DDR memory bus frequency.

3. The local bus frequency is 1/2, 1/4, or 1/8 of the

lbiu_clk frequency (depending on LCCR[CLKDIV]) which is in turn 1x or 2x

the

csb_clk frequency (depending on RCWL[LBIUCM]).

MPC8315ECVRAGDA bảng dữ liệu(PDF) 98 Page - Freescale Semiconductor, Inc

MPC8315ECVRAGDA bảng dữ liệu(HTML) 98 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL