MPC8315ECVRAGDA datasheet(29/112 Pages) FREESCALE

29 / 112 page

MPC8315E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 0

Freescale Semiconductor

Ethernet: Three-Speed Ethernet, MII Management

Figure 13 shows the RMII transmit AC timing diagram.

Figure 13. RMII Transmit AC Timing Diagram

9.2.2.2

RMII Receive AC Timing Specifications

Table 28 provides the RMII receive AC timing specifications.

Figure 14 provides the AC test load.

Figure 14. AC Test Load

Table 28. RMII Receive AC Timing Specifications

At recommended operating conditions with LVDD of 3.3 V ± 300 mv

Parameter/Condition

Symbol 1

Min

Typ

Max

Unit

REF_CLK clock period

tRMX

—20

—

REF_CLK duty cycle

tRMXH/tRMX

—

RXD[1:0], CRS_DV, RX_ER setup time to REF_CLK

tRMRDVKH

4.0

—

RXD[1:0], CRS_DV, RX_ER hold time to REF_CLK

tRMRDXKH

2.0

—

REF_CLK clock rise VIL(min) to VIH(max)

tRMXR

1.0

—

4.0

REF_CLK clock fall time VIH(max) to VIL(min)

tRMXF

1.0

—

4.0

Note:

1. The symbols used for timing specifications herein follow the pattern of t(first three letters of functional block)(signal)(state)

(reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tRMRDVKH

symbolizes RMII receive timing (RMR) with respect to the time data input signals (D) reach the valid state (V) relative to the

tRMX clock reference (K) going to the high (H) state or setup time. Also, tRMRDXKL symbolizes RMII receive timing (RMR) with

respect to the time data input signals (D) went invalid (X) relative to the tRMX clock reference (K) going to the low (L) state or

hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of

a particular functional. For example, the subscript of tRMX represents the RMII (RM) reference (X) clock. For rise and fall

times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

REF_CLK

TXD[1:0]

tRMTKHDX

tRMX

tRMXH

tRMXR

tRMXF

TX_EN

Output

Z0 = 50 Ω

NVDD/2

RL = 50 Ω

MPC8315ECVRAGDA bảng dữ liệu(PDF) 29 Page - Freescale Semiconductor, Inc

MPC8315ECVRAGDA bảng dữ liệu(HTML) 29 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL