PCA9620 datasheet(17/71 Pages) NXP

17 / 71 page

PCA9620

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 9 December 2010

17 of 71

NXP Semiconductors

PCA9620

Universal LCD driver for low multiplex rates

Fig 7.

Recommended start-up sequence when using an external supplied VLCD and the

internal clock signal

(1) The external clock signal can be applied after the generation of the VLCD voltage as well.

(2) This time depends on the external capacitor on pin VLCD. For a capacitor of 100 nF a delay of 5 ms

to 15 ms is expected.

(3) RAM data may be written before or during the ramp-up of VLCD.

Fig 8.

Recommended start-up sequence when using the internal charge pump and an

external clock signal

Wait 1 ms

START

Power-on

VDD1, VDD2,

and VLCD

at the

same time

Initialize

command

013aaa250

Write RAM

content to be

displayed and

enable the

display

STOP

Initiate an

OTP-refresh

Wait 1 ms

START

Power-on

VDD1 and

VDD2 at the

same time

Initialize

command

013aaa251

Set VPR

desired VLCD

value

Wait till

VLCD reaches

programmed

value(2)

Write RAM

content to be

displayed and

enable the

display(3)

STOP

Apply external

clock signal

to pin CLK;

set OSC bit

logic 1(1)

(1)

Initiate an

OTP-refresh

Set

multiplication

factor for

charge pump

and enable it

PCA9620 bảng dữ liệu(PDF) 17 Page - NXP Semiconductors

PCA9620 bảng dữ liệu(HTML) 17 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

bảng dữ liệu tải về

Link URL