| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
XIO2001IPNP bảng dữ liệu(PDF) 105 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
XIO2001IPNP bảng dữ liệu(HTML) 105 Page - Texas Instruments |
|
105 / 131 page ![]() XIO2001 www.ti.com SCPS212D – MAY 2009 – REVISED JANUARY 2010 6.4 GPIO Data Register This register reads the state of the input mode GPIO terminals and changes the state of the output mode GPIO terminals. Writing to a bit that is in input mode or is enabled for a secondary function is ignored. The secondary functions share GPIO0 (CLKRUN), GPIO1 (PWR_OVRD), GPIO3 (SDA), and GPIO4 (SCL). The default value at power up depends on the state of the GPIO terminals as they default to general-purpose inputs. This register is an alias of the GPIO data register in the classic PCI configuration space (offset B6h, see Section 4.60). See Table 6-3 for a complete description of the register contents. Device control memory window register offset: 42h Register type: Read-only, Read/Write Default value: 00XXh BIT NUMBER 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESET STATE 0 0 0 0 0 0 0 0 0 0 0 x x x x x Table 6-3. GPIO Data Register Description BIT FIELD NAME ACCESS DESCRIPTION 15:5 RSVD R Reserved. Returns 000 0000 0000b when read. 4 (1) GPIO4_Data RW GPIO 4 data. This bit reads the state of GPIO4 when in input mode or changes the state of GPIO4 when in output mode. 3 (1) GPIO3_Data RW GPIO 3 data. This bit reads the state of GPIO3 when in input mode or changes the state of GPIO3 when in output mode. 2 (1) GPIO2_Data RW GPIO 2 data. This bit reads the state of GPIO2 when in input mode or changes the state of GPIO2 when in output mode. 1 (1) GPIO1_Data RW GPIO 1 data. This bit reads the state of GPIO1 when in input mode or changes the state of GPIO1 when in output mode. 0 (1) GPIO0_Data RW GPIO 0 data. This bit reads the state of GPIO0 when in input mode or changes the state of GPIO0 when in output mode. (1) These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset. Copyright © 2009–2010, Texas Instruments Incorporated Memory-Mapped TI Proprietary Register Space 105 Submit Documentation Feedback Product Folder Link(s): XIO2001 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |