XIO2001IPNP datasheet(83/131 Pages) TI

83 / 131 page

XIO2001

www.ti.com

SCPS212D – MAY 2009 – REVISED JANUARY 2010

4.70 Arbiter Request Mask Register

The arbiter request mask register enables and disables support for requests from specific masters on the

secondary bus. The arbiter request mask register also controls if a request input is automatically masked

on an arbiter time-out. See Table 4-44 for a complete description of the register contents.

PCI register offset:

DDh

Read/Write

Default value:

00h

BIT NUMBER

RESET STATE

Table 4-44. Arbiter Request Mask Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

7(1)

ARB_TIMEOUT

Arbiter time-out. This bit enables the arbiter time-out feature. The arbiter time-out is

defined as the number of PCI clocks after the PCI bus has gone idle for a device to assert

FRAME before the arbiter assumes the device will not respond.

0 = Arbiter time disabled (default)

1 = Arbiter time-out set to 16 PCI clocks

6(1)

AUTO_MASK

Automatic request mask. This bit enables automatic request masking when an arbiter

time-out occurs.

0 = Automatic request masking disabled (default)

1 = Automatic request masking enabled

5 (1)

REQ5_MASK

Request 5 (REQ5) Mask. Setting this bit forces the internal arbiter to ignore requests

signal on request input 0.

0 = Use request 5 (default)

1 = Ignore request 5

4 (1)

REQ4_MASK

Request 4 (REQ4) Mask. Setting this bit forces the internal arbiter to ignore requests

signal on request input 0.

0 = Use request 4 (default)

1 = Ignore request 4

3 (1)

REQ3_MASK

Request 3 (REQ3) Mask. Setting this bit forces the internal arbiter to ignore requests

signal on request input 0.

0 = Use request 3 (default)

1 = Ignore request 3

2 (1)

REQ2_MASK

Request 2 (REQ2) Mask. Setting this bit forces the internal arbiter to ignore requests

signal on request input 0.

0 = Use request 2 (default)

1 = Ignore request 2

1 (1)

REQ1_MASK

Request 1 (REQ1) Mask. Setting this bit forces the internal arbiter to ignore requests

signal on request input 0.

0 = Use request 2 (default)

1 = Ignore request 2

0 (1)

REQ0_MASK

Request 0 (REQ0) Mask. Setting this bit forces the internal arbiter to ignore requests

signal on request input 0.

0 = Use request 0 (default)

1 = Ignore request 0

(1)

These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

Classic PCI Configuration Space

Submit Documentation Feedback

Product Folder Link(s): XIO2001

XIO2001IPNP bảng dữ liệu(PDF) 83 Page - Texas Instruments

XIO2001IPNP bảng dữ liệu(HTML) 83 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL