công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ADS58C48IPFPR bảng dữ liệu(PDF) 49 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện ADS58C48IPFPR
Giải thích chi tiết về linh kiện  Quad Channel IF Receiver with SNRBoost 3G
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

ADS58C48IPFPR bảng dữ liệu(HTML) 49 Page - Texas Instruments

Back Button ADS58C48IPFPR Datasheet HTML 45Page - Texas Instruments ADS58C48IPFPR Datasheet HTML 46Page - Texas Instruments ADS58C48IPFPR Datasheet HTML 47Page - Texas Instruments ADS58C48IPFPR Datasheet HTML 48Page - Texas Instruments ADS58C48IPFPR Datasheet HTML 49Page - Texas Instruments ADS58C48IPFPR Datasheet HTML 50Page - Texas Instruments ADS58C48IPFPR Datasheet HTML 51Page - Texas Instruments ADS58C48IPFPR Datasheet HTML 52Page - Texas Instruments ADS58C48IPFPR Datasheet HTML 53Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 70 page
background image
CLKP
5 kW
VCM
5 kW
2 pF
20 W
20 W
CLKM
Clock Buffer
Ceq
Ceq
Ceq
1 to 3 pF, Equivalent Input Capacitance of Clock Buffer
»
Lpkg
4 nH
»
Lpkg
4 nH
»
Cbond
1 pF
»
Cbond
1 pF
»
Resr
100
»
W
Resr
100
»
W
S0275-04
ADS58C48
www.ti.com
SLAS689 – MAY 2010
INPUT COMMON-MODE
To ensure a low-noise, common-mode reference, the VCM pin is filtered with a 0.1-mF low-inductance capacitor
connected to ground. The VCM pin is designed to directly bias the ADC inputs (refer to Figure 54 to Figure 56).
Each ADC input pin sinks a common-mode current of approximately 0.8 mA per MSPS of clock frequency.
When a differential amplifier is used to drive the ADC (with dc-coupling), ensure that the output common-mode of
the amplifier is within the acceptable input common-mode range of the ADC inputs (Vcm ± 50mV).
CLOCK INPUT
The clock inputs of ADS58C48 can be driven differentially (sine, LVPECL or LVDS) or single-ended (LVCMOS),
with little or no difference in performance between them. The common-mode voltage of the clock inputs is set to
VCM using internal 5-k
Ω resistors. This allows using transformer-coupled drive circuits for sine wave clock or
ac-coupling for LVPECL, LVDS clock sources
Figure 57. Internal Clock Buffer
Single-ended CMOS clock can be ac-coupled to the CLKP input, with CLKM connected to ground with a 0.1-µF
capacitor, as shown in Figure 59. For best performance, the clock inputs have to be driven differentially, reducing
susceptibility to common-mode noise. For high input frequency sampling, it is recommended to use a clock
source with very low jitter. Band-pass filtering of the clock source can help reduce the effect of jitter. There is no
change in performance with a non-50% duty cycle clock input.
Copyright © 2010, Texas Instruments Incorporated
Submit Documentation Feedback
49
Product Folder Link(s) :ADS58C48



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com