MAC7200 datasheet(164/976 Pages) FREESCALE

164 / 976 page

Interrupts

MAC7200 Microcontroller Family Reference Manual, Rev. 2

Freescale Semiconductor

7.3.1

Interrupt Clearing

By definition, all interrupt flags that can be cleared by accessing an interrupt status bit should be cleared

by writing ‘1’. Clear on read, or clear on write 0 are not allowed on the MAC72xx device. All interrupts

sources have been checked, and meet this requirement. The obvious exception are the external interrupts

XIRQ, IRQ and NMI.

7.3.2

XIRQ and IRQ

Please also see Section 7.3.4, “Non-Maskable Interrupt (NMI)” for details on the NMI, and the behaviour

of the XIRQ interrupt pin when in NMI mode.

7.3.3

PIT RTI and Timer 4

The PIT Timer 4 and RTI interrupts are OR’d together in order to allow maximum flexibility in PIT

interrupt generation. Combined with the fact that the Timer 4 and RTI interrupts can be masked

independently, this enables the following use cases:

•

Mask RTI and unmask Timer 4: Timer 4 will generate the interrupt

•

Mask Timer 4 and unmask RTI: RTI will generate the interrupt

•

Unmask both: Timer 4 or RTI will generate the interrupt

•

Mask both: no interrupts generated

7.3.4

Non-Maskable Interrupt (NMI)

The actual implementation of the NMI on the MAC72xx is done almost completely within the MCM

module. The NMI has the following features:

•

Write-once enabling of NMI mode in order to improve fault tolerance

•

Write-once selectable NMI polarity in order to improve fault tolerance

•

NMI Pending status

Because the IRQ and FIRQ interrupts may be masked by software in the ARM7 core, and modification to

the ARM7 core was not deemed acceptable, an alternative method for implementing the NMI was

conceived. The ARM7 core exceptions look like:

Table 7-3. ARM7 Core Exception

Priority

Exception

Software Maskable ?

Highest

RESET

Data Abort

3FIRQ

Yes

4IRQ

Yes

Pre-fetch Abort

MAC7200 bảng dữ liệu(PDF) 164 Page - Freescale Semiconductor, Inc

MAC7200 bảng dữ liệu(HTML) 164 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL