12C508 datasheet(15/113 Pages) MICROCHIP

15 / 113 page

DS40139E-page 15

PIC12C5XX

4.2.2

SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers

used by the CPU and peripheral functions to control

the operation of the device (Table 4-1).

The special registers can be classified into two sets.

The special function registers associated with the

“core” functions are described in this section. Those

related to the operation of the peripheral features are

described in the section for each peripheral feature.

TABLE 4-1:

SPECIAL FUNCTION REGISTER (SFR) SUMMARY

Address

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Value on

Power-On

Reset

Value on

All Other

Resets(2)

N/A

TRIS

—

--11 1111

N/A

OPTION

Contains control bits to configure Timer0, Timer0/WDT

prescaler, wake-up on change, and weak pull-ups

1111 1111

00h

INDF

Uses contents of FSR to address data memory (not a physical register)

xxxx xxxx

uuuu uuuu

01h

TMR0

8-bit real-time clock/counter

xxxx xxxx

uuuu uuuu

02h(1)

PCL

Low order 8 bits of PC

1111 1111

03h

STATUS

GPWUF

—PA0

ZDC

0001 1xxx

q00q quuu

(3)

04h

FSR

(PIC12C508/

PIC12C508A/

PIC12C518)

Indirect data memory address pointer

111x xxxx

111u uuuu

04h

FSR

(PIC12C509/

PIC12C509A/

PIC12CR509A/

PIC12CE519)

Indirect data memory address pointer

110x xxxx

11uu uuuu

05h

OSCCAL

(PIC12C508/

PIC12C509)

CAL3

CAL2

CAL1

CAL0

—

0111 ----

uuuu ----

05h

OSCCAL

(PIC12C508A/

PIC12C509A/

PIC12CE518/

PIC12CE519/

PIC12CR509A)

CAL5

CAL4

CAL3

CAL2

CAL1

CAL0

—

1000 00--

uuuu uu--

06h

GPIO

(PIC12C508/

PIC12C509/

PIC12C508A/

PIC12C509A/

PIC12CR509A)

—

GP5

GP4

GP3

GP2

GP1

GP0

--xx xxxx

--uu uuuu

06h

GPIO

(PIC12CE518/

PIC12CE519)

SCL

SDA

GP5

GP4

GP3

GP2

GP1

GP0

11xx xxxx

11uu uuuu

Legend: Shaded boxes = unimplemented or unused, — = unimplemented, read as ’0’ (if applicable)

= unknown, u = unchanged, q = see the tables in Section 8.7 for possible values.

Note 1:

The upper byte of the Program Counter is not directly accessible. See Section 4.6

for an explanation of how to access these bits.

Other (non power-up) resets include external reset through MCLR, watchdog timer and wake-up on pin change reset.

If reset was due to wake-up on pin change then bit 7 = 1. All other resets will cause bit 7 = 0.

12C508 bảng dữ liệu(PDF) 15 Page - Microchip Technology

12C508 bảng dữ liệu(HTML) 15 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL