công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

PCIMX258CJM4A bảng dữ liệu(PDF) 94 Page - Freescale Semiconductor, Inc

tên linh kiện PCIMX258CJM4A
Giải thích chi tiết về linh kiện  i.MX25 Applications Processor for Consumer and Industrial Products
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PCIMX258CJM4A bảng dữ liệu(HTML) 94 Page - Freescale Semiconductor, Inc

Back Button PCIMX258CJM4A Datasheet HTML 90Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 91Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 92Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 93Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 94Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 95Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 96Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 97Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 98Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 94 / 144 page
background image
i.MX25 Applications Processor for Consumer and Industrial Products, Rev. 3
94
Freescale Semiconductor
Figure 66. LCDC TFT Mode Timing Diagram
3.7.13
Pulse Width Modulator (PWM) Timing Parameters
Figure 67 depicts the timing of the PWM, and Table 71 lists the PWM timing characteristics.
The PWM can be programmed to select one of three clock signals as its source frequency. The selected
clock signal is passed through a prescaler before being input to the counter. The output is available at the
pulse width modulator output (PWMO) external pin.
Table 70. LCDC TFT Mode Timing Parameters
ID
Description
Min.
Ma
Unit
T1
Pixel clock period
22.5
1000
ns
T2
HSYNC width
1
—
T1
1 T is pixel clock period
T3
LD setup time
5
—
ns
T4
LD hold time
5
—
ns
T5
Delay from the end of HSYNC to the beginning of the OE pulse
3
—
T1
T6
Delay from end of OE to the beginning of the HSYNC pulse
1
—
T1
T6
OE
T5
Line 1
Line 2
Line n
Line 1
VSYNC
HSYNC
LSCLK
LD
T1
T2
T3
T4
HSYNC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com