công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD9148BBCZ bảng dữ liệu(PDF) 29 Page - Analog Devices

tên linh kiện AD9148BBCZ
Giải thích chi tiết về linh kiện  Quad 16-Bit,1 GSPS, TxDAC Digital-to-Analog Converter
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD9148BBCZ bảng dữ liệu(HTML) 29 Page - Analog Devices

Back Button AD9148BBCZ Datasheet HTML 25Page - Analog Devices AD9148BBCZ Datasheet HTML 26Page - Analog Devices AD9148BBCZ Datasheet HTML 27Page - Analog Devices AD9148BBCZ Datasheet HTML 28Page - Analog Devices AD9148BBCZ Datasheet HTML 29Page - Analog Devices AD9148BBCZ Datasheet HTML 30Page - Analog Devices AD9148BBCZ Datasheet HTML 31Page - Analog Devices AD9148BBCZ Datasheet HTML 32Page - Analog Devices AD9148BBCZ Datasheet HTML 33Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 73 page
background image
Preliminary Technical Data
AD9148
Rev. PrA | Page 29 of 73
Register Name
Addr
(Hex)
Bit
Name
Function
Default
Sync Control 1
11
5:0
Sync phase request
Offset of internal divided by 64 clock phase after sync.
000000
000000 = 0 DAC clocks.
…
111111 = 63 DAC clocks.
Sync Status 0
12
7
Sync Lost
Synchronization lost.
Read-
only
6
Sync locked
Synchronization found.
Read-
only
Data Receiver Control
14
6
One DCI
0 = two DCIs used, DCIA_x and DCIB_x.
0
1 = one DCI used, DCIA_x.
Data Receiver Status
15
7
LVDS receiver
frame high
Frame input LVDS level > 1.7 V.
Read-
only
6
LVDS receiver
frame low
Frame input LVDS level < 0.7 V.
Read-
only
5
LVDS receiver
DCI high
DCI input LVDS level > 1.7 V.
Read-
only
4
LVDS receiver
DCI low
DCI input LVDS level < 0.7 V.
Read-
only
3
LVDS receiver
Port B high
Port B input LVDS level > 1.7 V.
Read-
only
2
LVDS receiver
Port B low
Port B input LVDS level < 0.7 V.
Read-
only
1
LVDS receiver
Port A high
Port A input LVDS level > 1.7 V.
Read-
only
0
LVDS receiver
Port A low
Port A input LVDS level < 0.7 V.
Read-
only
FIFO status/
Control Port A
17
7
FIFO Warning 1
FIFO read and write pointers within ±1.
Read-
only
6
FIFO Warning 2
FIFO read and write pointers within ±2
Read-
only
5
FIFO reset aligned
FIFO read and write pointers aligned after chip reset.
Read-
only
4
FIFO SPI align
acknowledge
FIFO read and write pointers aligned after SPI driven
FIFO reset.
Read-
only
3
FIFO SPI align
requesting
Request FIFO read and write pointers alignment via SPI.
0
2:0
FIFO phase offset
FIFO read and write pointer phase offset from optimal
phase following FIFO reset.
000
000 = 0 offset from optimal phase.
…
111 = 7 offset from optimal phase.
The optimal value is 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com