công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD9148BBCZ bảng dữ liệu(PDF) 40 Page - Analog Devices

tên linh kiện AD9148BBCZ
Giải thích chi tiết về linh kiện  Quad 16-Bit,1 GSPS, TxDAC Digital-to-Analog Converter
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD9148BBCZ bảng dữ liệu(HTML) 40 Page - Analog Devices

Back Button AD9148BBCZ Datasheet HTML 36Page - Analog Devices AD9148BBCZ Datasheet HTML 37Page - Analog Devices AD9148BBCZ Datasheet HTML 38Page - Analog Devices AD9148BBCZ Datasheet HTML 39Page - Analog Devices AD9148BBCZ Datasheet HTML 40Page - Analog Devices AD9148BBCZ Datasheet HTML 41Page - Analog Devices AD9148BBCZ Datasheet HTML 42Page - Analog Devices AD9148BBCZ Datasheet HTML 43Page - Analog Devices AD9148BBCZ Datasheet HTML 44Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 73 page
background image
AD9148
Preliminary Technical Data
Rev. PrA | Page 40 of 73
BYTE MODE
In byte mode, a FRAME signal must be provided along with the
DCI signal and the data. The most significant byte of the data
should correspond with DCI being high, and the least significant
byte of the data should correspond with DCI being low. The
FRAME signal indicates to which DAC the data is intended.
When FRAME is high, data on the top half of the port (A[15:8])
is sent to DAC 1 and data on the bottom half of the port (A[7:0]) is
sent to DAC 3. When the FRAME is low, data on the top half of
the port is sent to DAC 2 and data on the bottom half of the
port is sent to DAC 4. This pattern continuously repeats as
shown in Figure 48.
FRAMEA
A[15:8]
DAC1H
DAC1L
DAC2H
DAC2L DAC1H
DAC1L
DAC2H
DAC2L
A[7:0]
DAC3H
DAC3L
DAC4H
DAC4L DAC3H
DAC3L
DAC4H
DAC4L
DCIA
Figure 48. Timing Diagram for Byte Mode
The AD9148 also includes a byte swap feature. By default, the
bytes should be formatted as MSB sent to Bit 15 on Bus 1 and
Bit 7 on Bus 2. When byte swap is enabled (Register 0x03[2]),
MSB should be sent to Bit 8 on Bus 1 and Bit 0 on Bus 2. This is
described in Table 14.
Table 14. Byte Swap Formatting
Byte Swap
Byte
A[15:8]
A[7:0]
0
MSB
Data Set 1[15:8]
Data Set 2[15:8]
0
LSB
Data Set 1[7:0]
Data Set 2[7:0]
1
MSB
Data Set 1[8:15]
Data Set 2[8:15]
1
LSB
Data Set 1[0:7]
Data Set 2[0:7]
DATA INTERFACE OPTIONS
To enable optimization of the data interface, some additional
options have been provided in the following registers:
•
Data format (Register 0x03)
•
Data receiver control (Register 0x14)
•
Data receiver status (Register 0x15)
Depending on the data rate and DCI vs. data skew, the internal
DCI can be inverted to make the valid data timing window.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com