AD9148BBCZ datasheet(38/73 Pages) AD

38 / 73 page

AD9148

Preliminary Technical Data

Rev. PrA | Page 38 of 73

Addr

(Hex)

Bit

Name

Function

Default

FTW (LSB)

7:0

FTW[7:0]

See Register 0x57.

FTW

7:0

FTW[15:8]

See Register 0x57.

FTW

7:0

FTW [23:16]

See Register 0x57.

FTW (MSB)

7:0

FTW [31:24]

FTW[31:0] is the 32-bit frequency tuning word that

determines frequency of the complex carrier generated by

the on-chip NCO. The frequency is not updated when the

FTW registers are written. The values are only updated when

Phase Offset MSB

7:0

NCO Phase

Offset[15:8]

See Register 0x59.

Phase Offset LSB

7:0

NCO Phase

Offset[7:0]

NCO Phase Offset[15:0] sets the phase of the complex carrier

signal when the NCO is reset. The phase offset spans between

0º and 360º. Each bit represents an offset of 0.0055º. Value is

in twos complement format.

DDS/Mod Control

Bypass DDS/MOD

1 = bypass NCO.

Frame NCO reset ack 1 = indicates that the NCO has been reset due to an

extended FRAME pulse signal.

Frame NCO

reset request

→1 = The NCO is reset on the first extended FRAME

pulse after this bit transitions from 0 to 1.

FTW update ack

1 = indicates that the FTW has been updated with the

SPI value.

FTW update request 0

→1 = FTW is updated with the SPI value on 0 to 1

transition of this bit.

Sideband select

0 = The modulator outputs high-side image.

1 = The modulator outputs low-side image. The image is

spectrally inverted compared to the input data.

Die Temp Control 0

Latch temp data

→ 1 = latches temp sensor data. This should be completed

before the Die Temp[15:0] is readback.

Temp Sensor

power down

1 = powers down aux ADC that converts die temperature.

Die Temp Control 1

7:0

00001010

Set these bits to 00001010 for optimal temperature sensor

operation.

100000

Die Temp (LSBs)

7:0

Die Temp[7:0]

Die Temp[15:0] indicates the approximate die temperature.

Read-

only

Die Temp (MSBs)

7:0

Die Temp[15:8]

Die Temp[15:0] indicates the approximate die temperature.

Read-

only

DCI Delay

1:0

DCI Delay[1:0]

Programmable delay added DCI.

00 = no added delay.

01 = 200 ps delay.

10 = 400 ps delay.

11 = 600 ps delay.

PLL Ctrl (Test)

7:0

11111111

Set these bits to 11111111 for optimal PLL operation.

AD9148BBCZ bảng dữ liệu(PDF) 38 Page - Analog Devices

AD9148BBCZ bảng dữ liệu(HTML) 38 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

bảng dữ liệu tải về

Link URL