TMS320VC5421 datasheet(72/88 Pages) TI

72 / 88 page

TMS320VC5421

DIGITAL SIGNAL PROCESSOR

SPRS098 – DECEMBER 1999

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

multichannel buffered serial port timing (continued)

(n–2)

Bit (n–1)

(n–3)

(n–2)

Bit (n–1)

(n–4)

(n–3)

(n–2)

Bit (n–1)

th(BCKRL–BDRV)

tsu(BDRV–BCKRL)

th(BCKRL–BDRV)

tsu(BDRV–BCKRL)

th(BCKRL–BDRV)

th(BCKRL–BFRH)

tsu(BFRH–BCKRL)

td(BCKRH–BFRV)

tr(BCKRX)

tw(BCKRXL)

tc(BCKRX)

tw(BCKRXH)

(RDATDLY=10b)

BDR

(RDATDLY=01b)

BDR

(RDATDLY=00b)

BDR

BFSR (ext)

BFSR (int)

BCLKR

Figure 39. McBSP Receive Timings

ten(BCKXH–BDX)

td(BCKXH–BDXV)

ten(BCKXH–BDX)

tdis(BCKXH–BDXHZ)

td(BCKXH–BDXV)

td(BFXH–BDXV)

ten(BDFXH–BDX)

(XDATDLY=10b)

BDX

(XDATDLY=01b)

BDX

(XDATDLY=00b)

BDX

(n–2)

Bit (n–1)

Bit 0

(n–4)

Bit (n–1)

(n–3)

(n–2)

Bit 0

(n–3)

(n–2)

Bit (n–1)

Bit 0

th(BCKXL–BFXH)

tf(BCKRX)

tr(BCKRX)

tw(BCKRXL)

tc(BCKRX)

tw(BCKRXH)

BFSX (ext)

BFSX (int)

BCLKX

td(BCKXH–BFXV)

tsu(BFXH–BCKXL)

Figure 40. McBSP Transmit Timings

TMS320VC5421 bảng dữ liệu(PDF) 72 Page - Texas Instruments

TMS320VC5421 bảng dữ liệu(HTML) 72 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

bảng dữ liệu tải về

Link URL