công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

TMS320VC5421 bảng dữ liệu(PDF) 65 Page - Texas Instruments

tên linh kiện TMS320VC5421
Giải thích chi tiết về linh kiện  DIGITAL SIGNAL PROCESSOR
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5421 bảng dữ liệu(HTML) 65 Page - Texas Instruments

Back Button TMS320VC5421 Datasheet HTML 61Page - Texas Instruments TMS320VC5421 Datasheet HTML 62Page - Texas Instruments TMS320VC5421 Datasheet HTML 63Page - Texas Instruments TMS320VC5421 Datasheet HTML 64Page - Texas Instruments TMS320VC5421 Datasheet HTML 65Page - Texas Instruments TMS320VC5421 Datasheet HTML 66Page - Texas Instruments TMS320VC5421 Datasheet HTML 67Page - Texas Instruments TMS320VC5421 Datasheet HTML 68Page - Texas Instruments TMS320VC5421 Datasheet HTML 69Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 88 page
background image
TMS320VC5421
DIGITAL SIGNAL PROCESSOR
SPRS098 – DECEMBER 1999
65
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
reset, BIO, interrupt, and XIO timings
timing requirements for reset, BIO, interrupt, and XIO [H = 0.5 tc(CO)] (see Figure 32, Figure 33,
and Figure 34)
MIN
MAX
UNIT
th(RS)
Hold time, RS after CLKOUT low
0
ns
th(BIO)
Hold time, BIO after CLKOUT low
0
ns
th(INT)
Hold time, INTn, NMI, after CLKOUT low†
0
ns
th(XIO)
Hold time, XIO after CLKOUT low
0
ns
tw(RSL)
Pulse duration, RS low‡§
4H+5
ns
tw(BIO)A
Pulse duration, BIO low, asynchronous†
5H
ns
tw(INTH)A
Pulse duration, INTn, NMI high (asynchronous)†
4H
ns
tw(INTL)A
Pulse duration, INTn, NMI low (asynchronous)†
4H
ns
tw(INTL)WKP Pulse duration, INTn, NMI low for IDLE2/IDLE3 wakeup†
8
ns
tsu(RS)
Setup time, RS before CLKIN low§
5
ns
tsu(BIO)
Setup time, BIO before CLKOUT low
9
12
ns
tsu(INT)
Setup time, INTn, NMI, RS before CLKOUT low
9
13
ns
tsu(XIO)
Setup time, XIO before CLKOUT low†
10
8
ns
† The external interrupts (INT0–INT1, NMI) are synchronized to the core CPU by way of a two flip-flop synchronizer which samples these inputs
with consecutive falling edges of CLKOUT. The input to the interrupt pins is required to represent a 1-0-0 sequence at the timing that is
corresponding to a three-CLKOUT sampling sequence.
‡ If the PLL mode is selected, then at power-on sequence, or at wakeup from IDLE3, RS must be held low for at least 50
µs to ensure
synchronization and lock-in of the PLL.
§ RS can cause a change in clock frequency, changing the value of H (see the software-programmable phase-locked loop (PLL) section).
BIO
CLKOUT
A_RS, B_RS,
INTn, NMI
CLKIN
th(BIO)
th(RS)
tsu(INT)
tw(BIO)A
tsu(BIO)
tw(RSL)
tsu(RS)
Figure 32. Reset and BIO Timings



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com