| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
7733 bảng dữ liệu(PDF) 388 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7733 bảng dữ liệu(HTML) 388 Page - Renesas Technology Corp |
|
388 / 940 page ![]() ELECTRICAL CHARACTERISTICS 7733 Group User’s Manual 15–9 ns ns ns ns ns ns ns ns ns ns Min. 320 160 160 Max. Min. 320 160 160 Timer B input (Count input in event counter mode) tc(TB) tw(TBH) tw(TBL) tc(TB) tw(TBH) tw(TBL) Min. Max. ns ns ns ns ns ns Limits Unit Symbol TBiIN input cycle time (Note 1) TBiIN input high-level pulse width (Note 1) TBiIN input low-level pulse width (Note 1) tc(TB) tw(TBH) tw(TBL) ns ns ns Limits Unit Symbol Parameter Timer B input (Pulse period measurement mode) Parameter TBiIN input cycle time (One edge count) TBiIN input high-level pulse width (One edge count) TBiIN input low-level pulse width (One edge count) TBiIN input cycle time (Both edges count) TBiIN input high-level pulse width (Both edges count) TBiIN input low-level pulse width (Both edges count) 80 40 40 160 80 80 Timer B input (Pulse width measurement mode) tc(TB) tw(TBH) tw(TBL) TBiIN input cycle time TBiIN input high-level pulse width TBiIN input low-level pulse width Limits Unit Symbol Parameter Max. ADTRG input cycle time (Minimum allowable trigger) ADTRG input low-level pulse width Min. Max. ns ns Limits Unit Parameter Symbol tc(AD) tw(ADL) A-D trigger input 1000 125 Serial I/O CLKi input cycle time CLKi input high-level pulse width CLKi input low-level pulse width TxDi output delay time TxDi hold time RxDi input setup time RxDi input hold time tc(CK) tw(CKH) tw(CKL) td(C–Q) th(C–Q) tsu(D–C) th(C–D) Min. Max. 80 Limits Unit Symbol Parameter 200 100 100 0 30 90 Data formula (Min.) Data formula (Min.) 8 ! 109 2! f(f2) 4 ! 109 2! f(f2) 4 ! 109 2! f(f2) (Note 2) (Note 2) (Note 2) 8 ! 109 2! f(f2) 4 ! 109 2! f(f2) 4 ! 109 2! f(f2) (Note 2) (Note 2) (Note 2) Notes 1: The TBiIN input cycle time must be 4 cycles of a count source or more. The TBiIN input high-level pulse width and low-level pulse width must be 2 cycles of a count source or more, respectively. 2: f(f2) represents the clock f2 frequency. For the relationship with the main clock and sub clock, refer to Table 14.3.1. 15.5 Internal peripheral devices |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |