SH7052 datasheet(553/919 Pages) RENESAS

553 / 919 page

527

Bit x: LAFMHx

Description

Stored in MC0 and MD0 (receive-only mailbox) depending on bit match

between MC0 message identifier and receive message identifier

(Initial value)

Stored in MC0 and MD0 (receive-only mailbox) regardless of bit match

between MC0 message identifier and receive message identifier

• LAFMH Bits 12 to 10—Reserved: These bits always read 0. The write value should always be

• LAFMH Bits 9 and 8, LAFML bits 15 to 0—18-Bit Identifier Filter (LAFMH1, 0, LAFML15

to 0): Filter mask bits for the 18 bits of the receive message identifier (extended).

Bit x: LAFMHx

LAFMLx

Description

Stored in MC0 and MD0 (receive-only mailbox) depending on bit match

between MC0 message identifier and receive message identifier

(Initial value)

Stored in MC0 and MD0 (receive-only mailbox) regardless of bit match

between MC0 message identifier and receive message identifier

15.2.18

Message Control (MC0 to MC15)

The message control register sets (MC0 to MC15) consist of eight 8-bit readable/writable registers

(MCx[1] to MCx[8]). The HCAN has 16 sets of these registers (MC0 to MC15).

The initial value of these registers is undefined, so they must be initialized (by writing 0 or 1).

MCx [1]

Bit:

DLC3

DLC2

DLC1

DLC0

Initial value:

——

———

—

R/W:

R/W

MCx [2]

Bit:

Initial value:

——

———

—

R/W:

R/W

SH7052 bảng dữ liệu(PDF) 553 Page - Renesas Technology Corp

SH7052 bảng dữ liệu(HTML) 553 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL