SH7052 datasheet(93/919 Pages) RENESAS

93 / 919 page

5.3

Address Errors

5.3.1

Address Error Sources

Address errors occur when instructions are fetched or data read or written, as shown in table 5.6.

Table 5.6

Bus Cycles and Address Errors

Bus Cycle

Type

Bus

Master

Bus Cycle Description

Address Errors

Instruction

CPU

Instruction fetched from even address

None (normal)

fetch

Instruction fetched from odd address

Address error occurs

Instruction fetched from other than on-chip

peripheral module space*

None (normal)

Instruction fetched from on-chip peripheral

module space*

Address error occurs

Instruction fetched from external memory

space when in single chip mode

Address error occurs

Data

CPU or

Word data accessed from even address

None (normal)

read/write

DMAC

Word data accessed from odd address

Address error occurs

Longword data accessed from a longword

boundary

None (normal)

Longword data accessed from other than a

long-word boundary

Address error occurs

Byte or word data accessed in on-chip

peripheral module space*

None (normal)

Longword data accessed in 16-bit on-chip

peripheral module space*

None (normal)

Longword data accessed in 8-bit on-chip

peripheral module space*

Address error occurs

External memory space accessed when in

single chip mode

Address error occurs

Note: * See section 8, Bus State Controller, for details of the on-chip peripheral module space.

SH7052 bảng dữ liệu(PDF) 93 Page - Renesas Technology Corp

SH7052 bảng dữ liệu(HTML) 93 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL