M32C83T datasheet(158/527 Pages) RENESAS

158 / 527 page

Page 135

14. Timer (Timer A)

)

(

14.1 Timer A

Figure 14.3 shows a block diagram of the timer A. Figures 14.4 to 14.7 show registers associated with the

timer A.

The timer A supports the following four modes. Except in event counter mode, all timers A0 to A4 have the

same function. The TMOD1 to TMOD0 bits in the TAiMR register (i=0 to 4) determine which mode is used.

• Timer mode: The timer counts an internal count source.

• Event counter mode: The timer counts an external pulse or an overflow and underflow of other timers.

• One-shot timer mode: The timer outputs one valid pulse until the counter reaches "000016".

• Pulse width modulation mode: The timer continuously outputs desired pulse widths.

Table 14.1 lists TAiOUT pin settings when used as an output. Table 14.2 lists TAiIN and TAiOUT pin settings

when used as an input.

TAiS

Increment / decrement

TAi

Addresses

TAj

TAk

Timer A0 034716 034616 Timer A4 Timer A1

Timer A1 034916 034816 Timer A0 Timer A2

Timer A2 034B16 034A16 Timer A1 Timer A3

Timer A3 034D16 034C16 Timer A2 Timer A4

Timer A4 034F16 034E16 Timer A3 Timer A0

Select Count Source

• Timer(gate function):TMOD1 to TMOD0=00,

MR2=1

• Timer

:TMOD1 to TMOD0=00, MR2=0

• One-Shot Timer

:TMOD1 to TMOD0=10

• Pulse Width Modulation:TMOD1 to TMOD0=11

f2n(1)

TAiIN

• Event counter:TMOD1 to TMOD0=01

fC32

Select clock

TAj Overflow(2)

Pulse Output

Toggle Flip Flop

TAiOUT

Always decrement except

in event counter mode

8 low-

order

bits

High-Order Bits of Data Bus

Reload Register

Counter

Low-Order Bits of Data Bus

TAiUD

Decrement

TAk Overflow(2)

Polarity

Selector

TCK1 to TCK0

TB2 Overflow(2)

TAiTGH to TAiTGL

MR2

TMOD1 to TMOD0

NOTES:

1. The CNT3 to CNT0 bits in the TCSPR register select

no division (n=0) or divide-by-2n (n=1 to 15).

2. Overflow or underflow

TCK1 to TCK0, TMOD1 to TMOD0, MR2 to MR1 : Bits in TAiMR register

TAiTGH to TAiTGL: Bits in ONSF register if i=0 or bits in TRGSR register if i=1 to 4

TAiS: Bits in the TABSR register

TAiUD: Bits in the UDF register

TMOD1 to TMOD0,

MR2

i=0 to 4

j=i-1, except j=4 if i=0

k=i+1, except k=0 if i=4

8 high-

order

bits

Figure 14.3 Timer A Block Diagram

M32C83T bảng dữ liệu(PDF) 158 Page - Renesas Technology Corp

M32C83T bảng dữ liệu(HTML) 158 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL