M32C83T datasheet(145/527 Pages) RENESAS

145 / 527 page

Page 122

12. DMAC

)

(

(1) When 8-bit data is transferred

or when 16-bit data is transferred from an even source address by a 16-bit data bus

BCLK

Address

Bus

RD Signal

WR Signal

Data

Bus

(3) When one wait state is inserted into the source-read bus cycle under the conditions in (1)

(2) When 16-bit data is transferred from an odd source address

or when 16-bit data is transferred from source by an 8-bit data bus

BCLK

Address

Bus

RD Signal

WR Signal

Data

Bus

CPU Use

Source

Source + 1

(4) When one wait state is inserted into the source-read bus cycle under the conditions in (2)

NOTES:

1. The above applies when the destination-write bus cycle is 2 BCLK cycles (1 bus cycle).

However, if the destination-write bus cycle is placed under these conditions, it will change to

the same timing as the source-read bus cycle illustrated above.

Destination

BCLK

Address

Bus

RD Signal

WR Signal

Data

bus

CPU Use

Source

Destination

CPU Clock

Address

Bus

RD Signal

WR Signal

Data

Bus

CPU Use

Source

Source + 1

Destination

CPU Use

Source

Destination

CPU Use

Source

Destination

BCLK

Figure 12.6 Transfer Cycle Examples with the Source-Read Bus Cycle

M32C83T bảng dữ liệu(PDF) 145 Page - Renesas Technology Corp

M32C83T bảng dữ liệu(HTML) 145 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL