M32C83T datasheet(101/527 Pages) RENESAS

101 / 527 page

Page 78

8. Clock Generation Circuit

)

(

Figure 8.12 External Circuit with PLL Frequency Synthesizer

Table 8.2 Bit Settings to Use PLL Clock as CPU Clock Source

PLC0 Register

PLC1 Register

f(XIN)

PLL Clock

PLC02

PLC01

PLC00

PLC12

30 MHz

10MHz

20 MHz

32MHz

8MHz

21.3MHz

Microcomputer

VCONT

VSS

P86

NOTES:

1. Connect VSS to GND via C1 and C2 with shortest possible

wiring. Ground pattern must be formed around the circuit.

2. Optimal values of the low pass filter circuit element,

connected to the VCONT pin, varies with environment

(e.g.noise). Evaluate not only with these optimal values, but

also with other values, to determine the values most

appropriate for your system.

Use capacitors for temperature compensation.

C1=220pF, C2=0.1 µF, R1=1 k

Ω(2)

Use PLL clock as CPU clock source

Set the PLC11 bit to "1"

(PLL clock division enabled)

Set the PLC02 to PLC00 bits

and the PLC12 bit

Set the CM17 bit to "1"

(PLL clock as CPU clock source)

PLC11 and PLC12 bits : Bit in PLC1 register

PLC00 to PLC02 bits, PLC07 bit : Bits in PLC0 register

CM17 bit : Bit in CM1 register

Set the PLC07 bit to "1"

(PLL on)

Wait 20 to 50ms

End

Figure 8.13 Procedure to Use PLL Clock as CPU Clock Source

M32C83T bảng dữ liệu(PDF) 101 Page - Renesas Technology Corp

M32C83T bảng dữ liệu(HTML) 101 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL