MSC7119 datasheet(28/60 Pages) FREESCALE

28 / 60 page

MSC7119 Data Sheet, Rev. 8

Electrical Characteristics

Freescale Semiconductor

Figure 7 provides the AC test load for the DDR DRAM bus.

2.5.5

TDM Timing

Figure 7. DDR DRAM AC Test Load

Table 19. DDR DRAM Measurement Conditions

Symbol

DDR DRAM

Unit

VTH

VREF ± 0.31 V

VOUT

0.5

× VDDM

Notes:

Data input threshold measurement point.

Data output measurement point.

Table 20. TDM Timing

No.

Characteristic

Expression

Min

Max

Units

300

TDMxRCK/TDMxTCK

20.0

—

301

TDMxRCK/TDMxTCK High Pulse Width

0.4

× TC

8.0

—

302

TDMxRCK/TDMxTCK Low Pulse Width

0.4

× TC

8.0

—

303

TDM all input Setup time

3.0

—

304

TDMxRD Hold time

3.5

—

305

TDMxTFS/TDMxRFS input Hold time

2.0

—

306

TDMxTCK High to TDMxTD output active

4.0

—

307

TDMxTCK High to TDMxTD output valid

—

14.0

308

TDMxTD hold time

2.0

—

309

TDMxTCK High to TDMxTD output high impedance

—

10.0

310

TDMxTFS/TDMxRFS output valid

—

13.5

311

TDMxTFS/TDMxRFS output hold time

2.5

—

Notes:

Output values are based on 30 pF capacitive load.

Inputs are referenced to the sampling that the TDM is programmed to use. Outputs are referenced to the programming edge

they are programmed to use. Use of the rising edge or falling edge as a reference is programmable. Refer to the MSC711x

Reference Manual for details. TDMxTCK and TDMxRCK are shown using the rising edge.

Figure 8. TDM Receive Signals

Output

Z0 = 50 Ω

VOUT

RL = 50 Ω

TDMxRCK

TDMxRD

TDMxRFS

300

301

302

303

304

305

311

310

TDMxRFS (output)

MSC7119 bảng dữ liệu(PDF) 28 Page - Freescale Semiconductor, Inc

MSC7119 bảng dữ liệu(HTML) 28 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

bảng dữ liệu tải về

Link URL