STPCELITE datasheet(38/87 Pages) STMICROELECTRONICS

38 / 87 page

ELECTRICAL SPECIFICATIONS

38/87

Release 1.3 - January 29, 2002

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

4.5.1. POWER ON SEQUENCE

Figure 4-3 describes the power-on sequence of

the STPC, also called cold reset.

There is no dependency between the different

power supplies and there is no constraint on their

rising time.

SYSRSTI# as no constraint on its rising edge but

must stay active until power supplies are all within

specifications,

margin

µs is even

recommended to let the STPC PLLs and strap

options stabilize.

Strap Options are continuously sampled during

SYSRSTI# low and must remain stable. Once

SYSRSTI# is high, they MUST NOT CHANGE

until SYSRSTO# goes high.

Bus activity starts only few clock cycles after the

release of SYSRSTO#. The toggling signals

depend on the STPC configuration.

In ISA mode, activity is visible on PCI prior to the

ISA bus as the controller is part of the south

bridge.

In Local Bus mode, the PCI bus is not accessed

and the Flash Chip Select is the control signal to

monitor.

Figure 4-3. Power-on timing diagram

S trap O ptions

Power Supplies

SYSRSTI#

SYSRSTO #

14 M H z

1.6 V

VALID CONFIG URATION

> 10 us

HCLK

PC I_C LK

2.3 m s

ISA C LK

STPCELITE bảng dữ liệu(PDF) 38 Page - STMicroelectronics

STPCELITE bảng dữ liệu(HTML) 38 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

bảng dữ liệu tải về

Link URL